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ABSTRACT 
 
The objective of this work is to design and build a novel topology of a micro-inverter to 
directly convert DC power from a photovoltaic module to AC power. In the proposed micro-
inverter, a structure with two power stages, which are DC/DC and then DC/AC converters, is 
used. A novel MPPT algorithm is implemented and evaluated in the DC/DC converter to 
optimize the solar panel energy production. The new method operates with an efficiency of 
97.9%, which is a 1% improvement on the standard method, and a response time of <0.2s. 
The DC/AC inverter converts DC power into AC power at 50Hz, with the ability to 
independently supply active and reactive power. Between the DC/DC converter and the 
inverter is an energy storage buffer to balance short-term power supply and demand and 
increase the robustness of the system. The energy buffer is a Li-ion battery at 30V/1Ah. This 
novel energy buffer gives additional flexibility for inverter grid support and is a useful 
component in the inverter design and control system proposed in this project. A modification 
of designing the inductor and transformer using Litz wires is also mentioned. The core using 
Litz wires may reduce the Eddy current effect and is 15% smaller than the coil using a single 
conductor. 
 
In this research, the following approach is taken. A literature review was conducted, to 
identify potential converter topologies. A topology for both converters was selected by 
comparison of performance through simulations. Maximum Power Point Tracking 
algorithms were also investigated, to select an appropriate control scheme. A design for two 
converters was then performed, leading to a prototype for experimental verification. 
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NOMENCLATURE 
INDUCTOR and TRANSFORMER DESIGNING SECTION 
Label Description Unit 
𝐴𝑐 cross-sectional area of the core m
2 
𝐴𝐿 induction factor H 
𝐴𝐿𝑖𝑡𝑧 overall cross-sectional area of a Litz wire m
2 
𝐴𝑝 product of 𝐴𝑐 and 𝐴𝑤𝑑 m
4 
𝐴𝑠𝑡𝑎𝑛𝑑 strand wire area m
2 
𝐴𝑠𝑡𝑎𝑛𝑑_𝑝 strand wire area of primary side of transformer m
2 
𝐴𝑠𝑡𝑎𝑛𝑑_𝑠 strand wire area of secondary side of transformer m
2 
𝐴𝑡 surface area of core m
2 
𝐴𝑤 overall cross-sectional area of the winding m
2 
𝐴𝑤𝑑 window area of core for winding m
2 
𝐵𝑚𝑎𝑥 maximum flux density (typical 𝐵𝑚𝑎𝑥 ≈ (0.6 − 0.7)𝐵𝑠𝑎𝑡) T 
𝐵𝑜 optimum flux density of transformer T 
𝐵𝑠𝑎𝑡 saturation flux density T 
∆𝐵 flux density ripple T 
𝑑𝑠𝑡𝑎𝑛𝑑 strand wire diameter m 
𝑓 frequency of current Hz 
𝑁 number of turns of inductor 1 
𝑁𝑝 number of primary turns of transformer 1 
𝑁𝑠 number of secondary turns of transformer 1 
𝑛𝐿𝑖𝑡𝑧 number of Litz wires of inductor 1 
𝑛𝐿𝑖𝑡𝑧_𝑝 number of Litz wires of primary side of transformer 1 
𝑛𝐿𝑖𝑡𝑧_𝑠 number of Litz wires of secondary side of transformer 1 
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2 °C 
𝐼𝐿_𝑚𝑎𝑥 maximum current of inductor A 
𝐼𝐿_𝑟𝑚𝑠 RMS of inductor current A 
𝐼𝑟𝑚𝑠_𝑝 RMS current of primary side of transformer A 
𝐼𝑟𝑚𝑠_𝑠 RMS current of secondary side of transformer A 
𝐽0 current density A/m
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𝑘𝑎 coefficient; 𝑘𝑎 = 𝐴𝑡/𝐴𝑝
1/2
 (typical 𝑘𝑎 = 40) 1 
𝑘𝑐 coefficient; 𝑘𝑐 = 𝑉𝑐/𝐴𝑝
3/4
 (typical 𝑘𝑐 = 5.6) 1 
𝑘𝑐𝑜𝑟𝑒 material parameter (N87 material 𝑘𝑐 = 16.9) 1 
𝑘𝑖  current coefficient; 𝑘𝑖 = 𝐼𝐿_𝑟𝑚𝑠/𝐼𝐿_𝑚𝑎𝑥 1 
𝑘𝑔 air gap correction coefficient 1 
𝑘𝑡 coefficient (typical 𝑘𝑡 = 48.2 × 10
3) (A2/m3 °C)1/2 
  
 
𝑘𝑢 window utilization factor; 𝑘𝑢 = 𝐴𝑤/𝐴𝑤𝑑 1 
𝑘𝑣 waveform factor 1 
𝑘𝑤 coefficient; 𝑘𝑤 = 𝑉𝑤/𝐴𝑝
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𝐿 needed inductance H 
𝑙𝑐 effective magnetic path length m 
𝑙𝑔 length of the air gap m 
𝑙𝑡𝑢𝑟𝑛 mean length of a turn (MLT) of winding wires m 
𝑃𝑐𝑜𝑟𝑒 power loss of the core W 
𝑃𝐷 maximum dissipation power of the core W 
𝑃𝑖𝑛 input power of transformer W 
𝑃𝑙𝑜𝑠𝑠 total power loss of the inductor;  𝑃𝑙𝑜𝑠𝑠 = 𝑃𝑐𝑜𝑟𝑒 + 𝑃𝑤𝑖𝑟𝑒 W 
𝑃𝑤𝑖𝑟𝑒 power loss of the winding wire W 
𝑅𝑤𝑖𝑟𝑒 resistance of the copper winding wire Ω 
𝑅𝑤𝑖𝑟𝑒_𝑝 resistance of the copper winding wire in primary side Ω 
𝑅𝑤𝑖𝑟𝑒_𝑠 resistance of the copper winding wire in secondary side Ω 
𝑅𝜃 thermal resistance of the core °C/W 
ℛ𝑒𝑞 equivalent magnetic reluctance 1/H 
ℛ𝑐 magnetic reluctance of the core 1/H 
ℛ𝑔 magnetic reluctance of the air gap 1/H 
𝑇 temperature °C 
𝑇𝑚𝑎𝑥 maximum temperature; 𝑇𝑚𝑎𝑥 = 𝑇 + ∆𝑇 °C 
∆𝑇 temperature rise °C 
𝑉𝑐 volume of the core m
3 
𝑉𝑟𝑚𝑠_𝑝 RMS voltage of primary side of transformer V 
𝑉𝑤 volume of the winding m
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𝛼 material parameter (N87 material 𝛼 = 1.25) 1 
𝛼0 temperature coeff. of resistivity at 20°C (𝛼0_𝑐𝑢 = 0.004) 1/°C 
𝛽 material parameter (N87 material 𝛽 = 2.35) 1 
𝛾 coefficient; 𝛾 = 𝑃𝑐𝑜𝑟𝑒/𝑃𝑤𝑖𝑟𝑒 1 
𝛿 skin depth m 
𝜇0 magnetic permeability of free space; 𝜇0 =  4𝜋 × 10
−7  H/m 
𝜇𝑟 relative permeability 1 
𝜇𝑒 effective relative permeability 1 
𝜇𝑒_𝑜𝑝𝑡 optimum effective relative permeability 1 
𝜌 resistivity of conductor Ωm 
𝜌0 resistivity of conductor at 20°C (𝜌0_𝑐𝑢 = 1.72 × 10
−8) Ωm 
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CHAPTER 1. INTRODUCTION 
In this section, the motivation to select the research topic is presented. The potential 
contributions of this research are outlined and the method of conducting the research is 
also shown. 
1.1. Overview 
Energy sources are amongst the most important challenges facing both the world’s 
industrialized and developing countries. The amount of fossil fuel is now decreasing and 
this kind of energy causes a lot of environmental problems. Renewable or green energy is 
therefore being developed at high speed recently, especially solar energy. One of methods 
to harvest the solar energy is using the photovoltaic (PV) modules, which absorb the sun’s 
photonic energy and transfer it to electricity with a p-n junction. In comparison to other 
kinds of renewable energy systems, there is no moving part in a solar system, which means 
that the solar systems may last for a long time with minimum maintenance [1]. 
In PV systems, inverters are used for converting DC from solar panel to AC and connect 
directly to utility grid. Inverters used in PV applications in the market are mainly 
configured in central and string formats with the power ratings above 5kW. Residential PV 
projects are increasing because of the steady decreasing prices of solar installations and 
devices [2]. This requires other kind of inverter with low power rating. Micro-inverters are 
designed for use of low power input. The micro-inverter converts DC to AC and connects 
to the grid from a solar module whose maximum power rating is about 350W. 
Micro-inverters have many advantages in comparison with string-inverters [3]. As reported 
in [4], micro-inverters supply 11.36% higher energy output than string-inverters in the case 
of partial shading. In clear sky condition, micro-inverters produce 20% more power than 
string inverters [5]. Inverters are the most unreliable components in solar systems [6], and 
the micro-inverters should be more desirable than string-inverters with failure rates are 
lower than that of string-inverters [1]. Moreover, according to [1] the cost of installing a 
system, including equipment, maintenance and labor, using string-inverters is higher than 
that of a system with micro-inverters. Another aspect to be considered is safety, where 
high DC voltage is the likely cause of arc faults and can also sustain arcs better than AC 
voltage [7][8]. Since the operating DC voltage of micro-inverters is much lower than 
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string-inverters, the micro-inverter should lower the risk of arc faults or system fires [1][9]. 
In comparison to string-inverters, micro-inverters are simpler, as they deal with a lower 
power range [10]. In addition, the flexibility of PV systems could be increased by avoiding 
connecting several solar modules into strings. 
1.2. Research Context and Contribution to the Research Field 
The research is concerned about the design and construction of a micro-inverter, which 
takes maximum power from a solar module and produces AC power at the output. The 
research deals with the design of a power circuit and its control algorithms. 
The power circuit composes of two parts, the DC/DC and the DC/AC converters. The 
DC/DC converter is responsible for obtaining the maximum power from the solar module. 
The DC/AC inverter produces AC power for the output load. The DC/DC converter should 
have a continuous input current for efficient power extraction. A high quality output may 
be needed for the inverter. For safety and compactness, a high frequency transformer is 
also used. The diagram of the micro-inverter structure is shown in Figure 1.1. 
 
Figure 1.1: The block diagram of the micro-inverter 
Contributions of the research to the general field research are: 
- Selection of topologies for DC/DC and DC/AC converters. 
- Design a buffer between two stages of the inverter by investigating energy storage 
technologies. 
- A novel Maximum Power Point Tracking (MPPT) algorithm. 
- Design inductors and transformer using Litz wires 
The design of this inverter contributes a new control algorithm of MPPT for the PV 
applications. It also introduces a different type of power circuit for the micro-inverter. In 
addition, a low-powered battery acts as a energy bank between two stages of the inverter. 
CHAPTER 1: INTRODUCTION 
3 
 
1.3. Research methodology 
The methodology of this research is laboratory work consisting of experiment and 
simulation. The first task is literature review, which includes identifying suitable power 
topologies and control algorithms for the micro-inverter. It was made by reviewing papers 
from academic conferences and journals worldwide, especially on the ieee.org website. 
After selecting the potential circuits and algorithms, simulations were conducted using 
MATLAB software. The final power and control schemes were chosen by comparing 
simulated performance and suitability. A hardware power circuit was built for 
experimental verification. Power components and measuring equipment were required for 
this task. 
The micro-inverter is the combination of the DC/DC and the DC/AC converters. Therefore 
this thesis is divided into two main parts which are DC/DC and DC/AC circuit designs. In 
the chapter 2, the review of topologies of the converter and the MPPT methods were 
introduced. The review is the basement for selecting the suitable converter topologies for 
the micro-inverter. The chapter 3 descries the designing of the DC/DC converter from 
theory, simulation, implementation, programming to the experiment. One of the main parts 
of this chapter is the introduction of a novel MPPT algorithm which is based on the binary-
searching method. This MPPT method is verify in the simulation and the experiment for a 
better performance in comparison to the conventional MPPT methods. The introduction of 
the inductor design using Litz wires is also described in detail. In chapter 4, the DC/AC 
topology is presented. The DC/AC topology is analyzed and simulated for its operation. 
The sensor circuits for measuring the grid are also introduced in this chapter. The 
methodology in the programming and controlling of the microcontroller is described. 
Similar to the inductor design, the detail development of a high frequency transformer 
design is presented in this chapter. The conclusion in chapter 5 summarizes the 
achievements of the project and problems happened in the design process. Also, the detail 
coding for the microcontroller is shown in the Appendix. 
 
After having an overview of the research, the presentation of the conventional DC/DC and 
DC/AC topologies and the MPPT methods were shown in the next chapter. 
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CHAPTER 2. STATE OF THE ART 
In this section, the conventional prototypes of DC/DC and DC/AC converters used for PV 
applications are presented. A review of algorithms for tracking the maximum power point 
(MPP) of a solar module is also presented. Finally, the state of the art for micro-inverter 
technology is reviewed and the main topologies and their characteristics are outlined. 
2.1. DC/DC converter 
There are many types of DC/DC converter, which are suitable for the PV applications. The 
main duty of the DC/DC converter is to track the MPP of PV panels. It does so by 
increasing or decreasing the duty cycle of one or several active switches. 
 
Figure 2.1: Isolating DC/DC converter topologies [11] 
There are two main types of DC/DC converter. The first type is isolating converters with 
high-frequency transformers for isolation. The input and output of the converter are 
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electrically isolated by the transformer because the input and output are using separated 
ground connection. Moreover, the transformer has a function of boosting the low level 
input voltage to a higher level. There are many topologies for this kind of converter such as 
fly-back, push-pull, forward, half-bridge and full-bridge [11]. 
In the isolating converter, the direct current is transformed to AC to pass through the 
transformer. After that, the power is rectified and a typical LC filter at the output takes the 
responsibility of filtering high frequency components. The isolating DC/DC converter is 
suitable for the PV applications because it has the transformer, which acts as an isolating 
component. In addition, its output is at high voltage level, which helps the following 
DC/AC circuit to be designed smaller. However, the purpose of this project is to apply the 
battery buffer in between the DC/DC and DC/AC converters, so that the output of the 
converter should be low level and defined by the battery. 
The second type of DC/DC converter is non-isolating converters. This type does not 
include a transformer so that in theory, it does not have magnetic and electrical isolation. 
The figure below shows the topologies of buck-boost DC/DC converters, which are able to 
make the output voltage lower or higher relative to the input voltage. Four typical 
topologies are buck-boost, Cuk, continuous input current buck-boost and SEPIC [11] [12]. 
 
Figure 2.2: Non-isolating DC/DC converter topologies [11][12] 
One compulsory requirement is that the output current of the PV, or the input current of the 
DC/DC converter, must be continuous. The traditional buck-boost converter does not meet 
this condition so that it is not chosen. The remaining three converters fulfill the 
requirement of continuous input current and they can buck or boost the input voltage as 
required by this project. However, output voltages of Cuk and continuous input current 
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buck-boost converters are inversed with respect to the input voltages, leading to some 
difficulties in implementation. Therefore, we finally chose the SEPIC as the DC/DC 
converter for this application. 
2.2. MPPT algorithms 
In the Figure 2.3, the typical characteristic I-V and P-V curves are shown at different 
irradiation values. It can be seen that with the higher irradiant, more power can be 
harvested from the solar panel. However, the operating power point may be anywhere in 
the P-V curve and it depends on the operating voltage of the panel. The energy of the solar 
panel should be converted as much as possible when it is available, and this can be done by 
applying MPPT algorithms. These methods are used to control the DC/DC converters to 
dynamically adapt its operating point to the MPP of the PV. 
  
 
 
Figure 2.3: Typical PV Current-Voltage & Power-Voltage Curves 
There are many algorithms for finding the MPP of solar panels. Some methods are simple 
and easy to control such as: Fractional Open-Circuit Voltage VOC [13], Fractional Short-
Circuit Current ISC [14], Perturb-and-Observe (P&O) [15][16][17] and the Incremental 
Conductance (INC) [18][19][20]. However, there are complex methods for doing the task 
of tracking MPP [21][22] such as Current Sweep [23], Fuzzy Logic Control [24] and 
Artificial Neural Network [25]. These complex methods require a lot of calculations and 
memory, implying the need to use more powerful microcontrollers due to heavier 
computational load than that of simple methods. Hence, this project focuses on simple and 
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effective MPPT method. The following is the detail explanation of two common MPPT 
algorithms P&O and INC, which will be mentioned on the later section. 
2.2.1. Perturb and Observe method 
One of the most popular ways of MPPT is the P&O method, with flowchart being shown 
in Figure 2.4. 
 
Figure 2.4: Flowchart of traditional Perturb & Observe method 
The P&O is a straightforward, simple and fairly effective algorithm. It compares the 
previous power value to the current one. If there is difference, the controller will adjust the 
voltage by an amount of δV0. The value of k is calculated to make the decision of 
increasing or decreasing the voltage. When the operation power point is in the left of MPP, 
the value of k is positive and the voltage is increased to move closer to the MPP. And 
when the power point is in the right of MPP, the value of k is negative and the voltage is 
decreased. The efficiency of this algorithm depends on the perturbation size δV0. The 
illustration is shown in the Figure 2.5 and Figure 2.6 below. 
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Figure 2.5: Illustration of P&O with small step 
The Figure 2.5 shows the step δV0 in small value. The operation point is started in the left 
of MPP and it takes many steps to reach the MPP. 
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Figure 2.6: Illustration of P&O with large step 
In Figure 2.6, when δV0 is large, the algorithm can quickly move with large step but it 
cannot to find the exact MPP and the perturbation is higher with the larger δV0. 
In both cases of small and large δV0 values, the power point cannot get to the MPP and just 
fluctuates around it. The second common MPPT algorithm is described in the next section. 
2.2.2. Incremental Conductance method 
The second well-known algorithm of MPPT is the INC method. For this type of MPPT, the 
slope dP/dV of the P-V curve is used as the control variable. The slope is equal to zero at 
the MPP, positive on the left of MPP and negative on the right of MPP. The practical 
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algorithm makes use of the approximation below, avoiding power calculations and 
derivations: 
 dP
dV
=
d(VI)
dV
= I + V
dI
dV
≈ I + V
∆I
∆V
 (2.1) 
Then it can be concluded that: 
 
{
dP/dV = 0
dP/dV > 0
dP/dV < 0
→ {
∆I/∆V = −I/V 
∆I/∆V > −I/V 
∆I/∆V < −I/V 
 
at MPP
left of MPP
right of MPP
 (2.2) 
This leads to the flowchart as shown in Figure 2.7. 
 
Figure 2.7: Flowchart of traditional Incremental Conductance method 
This method has an advance of keeping the voltage from constantly fluctuate and therefore 
can increase the overall efficiency. Similar to the P&O method, the INC method depends 
on the value of δV0 or the perturbation of voltage is fixed to the values of δV0. 
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2.3. Micro-inverter topology 
Micro-inverters are just widely applied and commercially used from 2005. However, there 
are many topologies with advanced technologies and control, which are introduced in the 
following. 
The common topology of a micro-inverter of solar companies is shown in Figure 2.8. It is 
a 2-stage system; the first stage is a DC/DC converter for getting the MPP. Then the output 
voltage of DC/DC converter is boosted to a higher level by mean of a high frequency 
transformer. The second stage of the inverter is the DC/AC converter, which connects the 
output voltage to the utility grid [26], [27]. 
 
Figure 2.8: Block diagram of 2-stage micro-inverter [26] 
In Figure 2.9, there is a single-stage inverter, which does both the MPPT and grid-
connecting tasks through only one stage [28], [29]. 
 
Figure 2.9: Single-stage micro-inverter [28] 
The 2-stage inverter is represented in Figure 2.10. In the first stage-DC/DC-a haft-bridge 
of two switches is used for tracking the MPP. The efficiency of this topology is 98.2% at 
the power input of 210W [30], [31]. 
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Figure 2.10: Boost half-bridge micro-inverter [30] 
In Figure 2.11, the topology is the Couple-inductor double-boost inverter (CIDBI) [32]. It 
uses four switches for generating a sine wave and connecting to the grid. A DC source B1 
helps to increase the stability of the inverter. The experimental results for the power of 
217.8W show the inverter’s efficiency of 97.5% and total harmonic content of less than 
3%. However, there is no isolation between the inverter and the utility grid. 
 
Figure 2.11: Topology of CIDBI [32] 
The next type of micro-inverter is represented in Figure 2.12 as the Multilevel Energy 
Buffer (MEB) [33]. The MEB is connected in cascade between the input capacitor and a 
DC/AC converter block. The MEB consists of a Switched-Capacitor Energy Buffer 
(SCEB) and uses an optional Charge Control Circuit (CCC). The SCEB is used to 
modulate the DC/AC converter block’s input voltage, functioning as an active energy 
buffer to reduce the total energy storage requirement. The optional CCC provides an 
additional means to balance the total charge entering and leaving the SCEB over a line 
cycle. The DC/AC converter stage is operated above the resonant frequency to achieve 
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zero-voltage switching (ZVS) operation of 300kHz. This design can help the efficiency 
improve to more than 98%. 
 
Figure 2.12: MEB micro-inverter [33] 
The topology in Figure 2.13 shows the full bridge LLC inverter [34]. Its overall efficiency 
is 96% and it is able to provide reactive power to the grid. 
 
Figure 2.13: H-bridge LLC topology [34] 
The topology in Figure 2.14 is the series resonant inverter using soft-switching controlling 
[35]. This micro-inverter comprises two active bridges, a series resonant tank and a high 
frequency transformer. This system can help by reducing the component quantity number 
based on single-stage conversion. It also lowers the power losses due to the operation of 
soft-switching. Moreover, because it uses high frequency, the circuit can be reduced in 
size. The frequency used for this application is 100kHz with ZVS. 
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Figure 2.14: Single-stage Isolated High-frequency link Series Resonant Inverter [35] 
Conclusion: 
The soft-switching technique to achieve the ZCS in very high frequency switching shows 
many advantages. This method can help lower the losses in the switches and reduce the 
size of components, especially the sizes of inductors and transformer. However, in this 
research, the switching frequency is not taken too high because of difficulties in design of 
MOSFET gate-drivers and control. Therefore, the soft-switching operation is not applied in 
this project. 
The single-stage micro-inverter is a good way to for PV applications because of its 
simplicity. Nevertheless, in the 2-stage inverter, the control is easier than the single-stage. 
Moreover, the MPPT algorithms can be tested separately in the DC/DC converter without 
connecting to the grid or affecting the other. Therefore, in this research, the 2-stage micro-
inverter is chosen. 
 
In this chapter, many types of DC/DC and DC/AC converters were presented. The criteria 
for selecting the suitable topology for the research were also mentioned briefly. The next 
chapter is the presentation of the design of DC/DC converter circuit. Also, in the following 
chapter, the MPPT methods are tested in this DC/DC converter. 
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CHAPTER 3. DC/DC CIRCUIT DESIGN 
The detailed analyzing, design and implementation of the selected DC/DC converter is 
presented in this chapter. The novel MPPT method is also described and simulated for 
verification. Then, the MPPT algorithms are tested in the constructed DC/DC circuit for 
experimental results. 
3.1. Theory 
3.1.1. DC/DC converter 
In this section, a DC/DC converter is analyzed. As discussion on section 2.1, the SEPIC 
circuit is chosen because it is a buck-boost converter with non-inverting voltage and 
continuous input current. SEPIC stands for Single-Ended Primary-Inductor Converter, 
which is mentioned in many textbooks and papers [36][37][38]. However, the detail and 
complete analysis of this circuit cannot be found in those materials. Therefore, in this part, 
the formulas were developed from basic theory. In addition, there was a complete 
illustration of current and voltage waveforms of all components in the circuit. 
The topology of SEPIC is developed from the Boost and Cuk converters. In the Cuk 
converter, the output inductor is used for filtering high ripples of the diode. By 
interchanging the diode and output inductor of Cuk converter, the SEPIC is realized. This 
makes the output inductor of Cuk converter to change from a filter to a part of the 
switching circuit and makes the output voltage to have the same polarity with the input. 
SEPIC is also called by an unofficial interpretation of Secondary-Polarity-Inverted-Cuk for 
its original development from Cuk converter with no polarity reversal. 
The schematic of the SEPIC consists of two inductors and a bipolar capacitor in between. 
This series capacitor, which is used for energy transfer, gives protection between the input 
and output voltages when the switch is turned off. A diode, which is placed at the end of 
the converter, prevents reverse current from the output feeding back. 
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Figure 3.1: Schematic of SEPIC circuit 
Operation: 
When the switch is closed, the diode is reverse biased and turns off. The inductors 𝐿1 and 
𝐿2 are charged by the input source 𝑉𝐼 and the capacitor 𝐶1, respectively. So that the energy 
is stored in both inductors and the output capacitor 𝐶2 supplies the load current. 
When the switch is opened, the current of 𝐿1 flows through capacitor 𝐶1, diode and into the 
output capacitor 𝐶2. Both 𝐶1 and 𝐶2 are charged to store energy. The energy in inductor 𝐿2 
supplies to the output load. 
Initial assumptions: 
The operation of the circuit is observed when the switch is closed for the time of 𝐷𝑇 and is 
opened for (1 − 𝐷)𝑇. Where 𝑓 = 1/𝑇 is the switching frequency and 𝐷 is the duty cycle. 
The circuit was analyzed with the following assumptions. First, the switch and diode are 
ideal which means there is no voltage drop when the diode and switch conduct. Second, 
the inductance values are large so that the currents in the inductors remain constant at their 
average values. 
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 𝐼𝐿1_𝑜𝑝𝑒𝑛 = 𝐼𝐿1_𝑐𝑙𝑜𝑠𝑒 = 𝐼𝐿1 (3.1) 
and 𝐼𝐿2_𝑜𝑝𝑒𝑛 = 𝐼𝐿2_𝑐𝑙𝑜𝑠𝑒 = 𝐼𝐿2 (3.2) 
Third, the capacitances are large so that the voltages in the capacitors remain constant at 
their average values. 
 𝑉𝐶1_𝑜𝑝𝑒𝑛 = 𝑉𝐶1_𝑐𝑙𝑜𝑠𝑒 = 𝑉𝐶1 (3.3) 
and 𝑉𝐶2_𝑜𝑝𝑒𝑛 = 𝑉𝐶2_𝑐𝑙𝑜𝑠𝑒 = 𝑉𝐶2 (3.4) 
Finally, the circuit is investigated in steady-state which means the current and voltage 
waveforms are periodic. Hence, the average voltages across the inductors are zero for 
periodic operations. 
 𝑖𝐿(𝑡 + 𝑇) = 𝑖𝐿(𝑡) (3.5) 
then 𝑉𝐿 =
1
𝑇
∫ 𝑣𝐿(𝜏)
𝑡+𝑇
𝑡
𝑑𝜏 = 0 (3.6) 
or 𝑉𝐿1 = 𝑉𝐿2 = 0 (3.7) 
In addition, the average currents in capacitors are zero for periodic voltage. 
 𝑣𝐶(𝑡 + 𝑇) = 𝑣𝐶(𝑡) (3.8) 
then 𝐼𝐶 =
1
𝑇
∫ 𝑖𝐶(𝜏)
𝑡+𝑇
𝑡
𝑑𝜏 = 0 (3.9) 
or 𝐼𝐶1 = 𝐼𝐶2 = 0 (3.10) 
General voltage and current equations: 
Using Kirchhoff’s voltage law of the circuit: 
 𝑣𝐼 = 𝑣𝐿1 + 𝑣𝐶1 − 𝑣𝐿2 (3.11) 
After that, the Kirchhoff’s current law is used: 
 𝑖𝐿2 = 𝑖𝐷 − 𝑖𝐶1 (3.12) 
and 𝑖𝐷 = 𝑖𝐶2 + 𝑖𝑂 (3.13) 
then 𝑖𝐿2 = 𝑖𝐶2 + 𝑖𝑂 − 𝑖𝐶1 (3.14) 
Taking the average values for a period from equation (3.11): 
 𝑉𝐼 = 0 + 𝑉𝐶1 − 0 (3.15) 
so 𝑉𝐶1 = 𝑉𝐼 (3.16) 
When the switch is closed, the voltage of inductor 𝐿1 is equal to the input voltage: 
 𝑉𝐿1_𝑐𝑙𝑜𝑠𝑒 = 𝑉𝐼 (3.17) 
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Taking the average values of voltages from equations (3.11) when the switch is opened: 
 𝑉𝐼 = 𝑉𝐿1_𝑜𝑝𝑒𝑛 + 𝑉𝐶1 + 𝑉𝑂 (3.18) 
From equation (3.16), the equation (3.18) becomes: 
 𝑉𝐼 = 𝑉𝐿1_𝑜𝑝𝑒𝑛 + 𝑉𝐼 + 𝑉𝑂 (3.19) 
then 𝑉𝐿1_𝑜𝑝𝑒𝑛 = −𝑉𝑂 (3.20) 
For periodic operation, the voltage of inductor 𝐿1 is zero so: 
 (𝑉𝐿1_𝑐𝑙𝑜𝑠𝑒)𝐷𝑇 + (𝑉𝐿1_𝑜𝑝𝑒𝑛)(1 − 𝐷)𝑇 = 0 (3.21) 
or 𝑉𝐼𝐷𝑇 − 𝑉𝑂(1 − 𝐷)𝑇 = 0 (3.22) 
then 𝑉𝑂 = 𝑉𝐼
𝐷
1 − 𝐷
 (3.23) 
Thus, the output and input voltages are related by the duty cycle. The next step is to 
calculate the ripple of currents and voltages on inductors and capacitors. 
Current ripples of inductors: 
When switch is closed, the relation between the current variation and voltage of 𝐿1 is: 
 
𝑉𝐿1_𝑐𝑙𝑜𝑠𝑒 = 𝐿1
𝑑𝑖𝐿1
𝑑𝑡
= 𝐿1
∆𝑖𝐿1
∆𝑡
= 𝐿1
∆𝑖𝐿1
𝐷𝑇
 (3.24) 
From equation (3.17), the current ripple of 𝐿1 then calculated: 
 ∆𝑖𝐿1 =
𝑉𝐼𝐷
𝐿1𝑓
 (3.25) 
Similarly, the relation between the current variation and voltage of 𝐿2 when switch is 
closed is: 
 
𝑉𝐿2_𝑐𝑙𝑜𝑠𝑒 = 𝐿2
𝑑𝑖𝐿2
𝑑𝑡
= 𝐿2
∆𝑖𝐿2
∆𝑡
= 𝐿2
∆𝑖𝐿2
𝐷𝑇
 (3.26) 
When the switch is closed, the voltages of 𝐿2 and 𝐶1 are equal together. From equation 
(3.16), then: 
 𝑉𝐿2_𝑐𝑙𝑜𝑠𝑒 = 𝑉𝐶1_𝑐𝑙𝑜𝑠𝑒 = 𝑉𝐼 (3.27) 
The current ripple of 𝐿2 is then calculated: 
 ∆𝑖𝐿2 =
𝑉𝐼𝐷
𝐿2𝑓
 (3.28) 
Voltage ripples of capacitors: 
Taking the average values from equation (3.14) for a period: 
 𝐼𝐿2 = 0 + 𝐼𝑂 − 0 (3.29) 
then 𝐼𝐿2 = 𝐼𝑂 (3.30) 
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When switch is closed, the current of diode is zero so the average values from equations 
(3.12), (3.13) and (3.30) are: 
 𝐼𝐶2_𝑐𝑙𝑜𝑠𝑒 = −𝐼𝑂 (3.31) 
and 𝐼𝐶1_𝑐𝑙𝑜𝑠𝑒 = −𝐼𝐿2 = −𝐼𝑂 (3.32) 
When switch is closed, the change in charge of capacitor 𝐶1 is: 
 ∆𝑄𝐶1 = 𝐶1∆𝑣𝐶1 = |𝐼𝐶1_𝑐𝑙𝑜𝑠𝑒|𝐷𝑇 = 𝐼𝑂𝐷𝑇 (3.33) 
then ∆𝑣𝐶1 =
𝐷𝐼𝑂
𝐶1𝑓
 (3.34) 
Similar for capacitor 𝐶2: 
 ∆𝑄𝐶2 = 𝐶2∆𝑣𝐶2 = 𝐶2∆𝑣𝑂 = |𝐼𝐶2_𝑐𝑙𝑜𝑠𝑒|𝐷𝑇 = 𝐼𝑂𝐷𝑇 (3.35) 
then ∆𝑣𝑂 =
𝐷𝐼𝑂
𝐶2𝑓
 (3.36) 
After calculating ripples of currents and voltages of inductors and capacitors, the condition 
for the value of inductance and capacitance were determined. 
Continuous current condition for inductors: 
For the condition of continuous current in inductor 𝐿1, its current value should not be 
lower than zero. 
 
𝐼𝐿1_𝑚𝑖𝑛 = 𝐼𝐿1 −
∆𝑖𝐿1
2
= 𝐼𝐼 −
𝑉𝐼𝐷
2𝐿1𝑓
≥ 0 (3.37) 
then 𝐿1 ≥
𝑉𝐼𝐷
2𝐼𝐼𝑓
 (3.38) 
The same with inductor 𝐿2 for the continuous current condition: 
 
𝐼𝐿2_𝑚𝑖𝑛 = 𝐼𝐿2 −
∆𝑖𝐿2
2
= 𝐼𝑂 −
𝑉𝐼𝐷
2𝐿2𝑓
≥ 0 (3.39) 
then 𝐿2 ≥
𝑉𝑂𝐷
2𝐼𝑂𝑓
 (3.40) 
Continuous voltage condition for capacitors: 
The continuous voltage condition for the capacitor 𝐶1 is that the minimum voltage value 
should not be lower than zero. 
 
𝑉𝐶1_𝑚𝑖𝑛 = 𝑉𝐶1 −
∆𝑣𝐶1
2
= 𝑉𝐼 −
𝐷𝐼𝑂
2𝐶1𝑓
≥ 0 (3.41) 
 
𝐶1 ≥
𝐷𝐼𝑂
2𝑉𝐼𝑓
 (3.42) 
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Similar for the capacitor 𝐶2 of the continuous voltage condition: 
 
𝑉𝐶2_𝑚𝑖𝑛 = 𝑉𝐶2 −
∆𝑣𝐶2
2
= 𝑉𝑂 −
𝐷𝐼𝑂
2𝐶2𝑓
≥ 0 (3.43) 
 
𝐶2 ≥
𝐷𝐼𝑂
2𝑉𝑂𝑓
 (3.44) 
Hence, conditions for values of inductors and capacitors are shown above. They are the 
base for choosing suitable values of SEPIC components. To sum up, a table of average 
values on one period, the time of switch closed and the time of switch opened. 
 Period 𝑇 Switch closed  𝐷𝑇 Switch opened (1 − 𝐷)𝑇 
𝑉𝑆𝑊  0 𝑉𝐼 + 𝑉𝑂 
𝐼𝑆𝑊  𝐼𝐼 + 𝐼𝑂 0 
𝑉𝐿1 0 𝑉𝐼 −𝑉𝑂 
𝐼𝐿1  𝐼𝐼 𝐼𝐼 𝐼𝐼 
𝑉𝐿2 0 𝑉𝐼 −𝑉𝑂 
𝐼𝐿2  𝐼𝑂 𝐼𝑂 𝐼𝑂 
𝑉𝐶1  𝑉𝐼 𝑉𝐼 𝑉𝐼 
𝐼𝐶1 0 −𝐼𝑂 𝐼𝐼 
𝑉𝐶2  𝑉𝑂 𝑉𝑂 𝑉𝑂 
𝐼𝐶2 0 −𝐼𝑂 𝐼𝐼 
𝑉𝐷  −(𝑉𝐼 + 𝑉𝑂) 0 
𝐼𝐷  0 𝐼𝐼 + 𝐼𝑂 
Table 3.1: Average voltage and current values of SEPIC components 
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Figure 3.2: Voltage waveforms of components of SEPIC circuit 
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Figure 3.3: Current waveforms of components of SEPIC circuit 
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3.1.2. MPPT algorithm 
In this part, the modified MPPT method of P&O is described and studied for comparison 
purpose. The operating power point using the original version of this algorithm can only 
oscillate at the vicinity of MPP, meaning it cannot get to the exact MPP. Therefore, a 
modified P&O method is developed, being able to keep power point stable when it gets 
close to MPP. This modified P&O method is then similar to the traditional INC, which 
keeps the PV voltage at certain points near the MPP. By combining the traditional P&O 
and binary-search technique, a novel algorithm that performs at high precision with fast 
convergence time is demonstrated. This technique is easy to build and simple to control. 
The flowcharts of these MPPT methods under consideration are presented in the next 
sections. 
3.1.2.1. Modified Perturb & Observe method 
As mentioned in section 2.2.1, even though the traditional P&O method is simple, it makes 
the operating power point of solar panel fluctuate around the MPP and can lead to power 
loss by the oscillatory effect. In the modified P&O, a stop condition is added for 
preventing the oscillation. When the absolute value of power variation ΔP is less than an 
amount of εPO, which means that the operating power point is near the MPP and the 
converter should remain at this operating point. Changes of temperature and/or irradiation 
which cause large variation in power (|ΔP| ≥ εPO) will make the system to search for a new 
optimum operating point. The flowchart of the modified P&O method is shown in the 
figure below. 
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Figure 3.4: Flowchart of Modified P&O method 
In the beginning, the DC/DC converter is set to the initial PV voltage of V1. Then the panel 
voltage is set higher than the previous one by an amount of δV0. The PV voltage and 
current are measured to determine ΔP and ΔV. In the case that the absolute value of ΔP is 
smaller than εPO, the converter is unchanged. In other circumstances, the PV voltage is 
added or subtracted by an amount of δV0 to track to the MPP. In case of ΔV equals to zero, 
the value of ΔP/ΔV is incalculable so that the two cases of ΔP and ΔP/ΔV are considered. 
The values of ΔP and ΔP/ΔV are negative when the operating point is on the right side of 
MPP and vice versa. Therefore, the signs of ΔP and ΔP/ΔV can be used to determine the 
required change of the panel voltage for better power extraction from the PV. 
To improve the efficiency of this method, a variable δV is proposed at different stages of 
the MPPT. For tracking MPP, δV should have a large value to quickly reach near the MPP. 
For maintaining MPP, δV will be reduced to get as close as possible to MPP. Therefore a 
novel and simple method to achieve all the conditions above is introduced in the following 
section. 
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3.1.2.2. Binary-search-based Perturb & Observe method 
The bisection search theorem (BST) applied for MPPT is presented in [39][40], where the 
searching scans in large range of panel voltage from zero to VOC. With any changes in 
irradiation or temperature the algorithm starts from the beginning. This reduces the 
efficiency and causes power loss. 
The novel binary-search-based P&O (BS-P&O) algorithm introduces the variable step of 
finding the MPP. The algorithm of this MPPT is shown in Figure 3.5 below. 
 
Figure 3.5: Flowchart of BS-P&O method 
In the beginning, a large δV is used for quickly tracking to near MPP. It is known that 
ΔP/ΔV is negative when the operating point is at the right side of MPP and vice versa. 
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Therefore, every time the value ΔP/ΔV changes its sign, the MPP must be between the two 
latest operating points. Thus, the change of voltage δV will be divided by 2 when 
approaching closer to the exact MPP. This simple method helps reach close to MPP with 
an exponential convergence rate. The operation of this method can be easier understood by 
the illustration in Figure 3.6.  
 
 
 
Figure 3.6: Illustration of BS-P&O method 
When δV equals zero, if there is any change of environment making the value of ΔP larger 
than the previous one, the algorithm will immediately sets δV to δV0 and starts to search 
for the next MPP. When the δV becomes too small and less than εV, the value of δV is set 
zero. 
CHAPTER 3: DC/DC CIRCUIT DESIGN 
27 
 
3.2. Refinement of MPPT algorithms 
In the simulation and the programming, the voltage of the solar panel is set by duty cycle 
of the converter. The absolute and precise values of measured voltage and current cannot 
be achieved in practice because there is always noise and measurement errors, which affect 
the measured results. Therefore, the flowcharts of the MPPT methods need to be adjusted 
to suit the control of the microcontroller in practice. The SEPIC circuit is selected for the 
DC/DC converter, so that the duty cycle D is the controlling signal of this circuit. 
The flowchart in Figure 3.7 is based on the Figure 3.4. In the beginning, the duty cycle D 
is set to D0 and the initial panel voltage and current are measured. Then the panel voltage 
is controlled by adding or subtracting to the duty cycle D an amount of ΔD0. The detailed 
description is already mentioned in the previous section. 
 
Figure 3.7: Flowchart of Modified P&O in simulation and programming 
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The flowchart in Figure 3.8 is an adaptable version of the Figure 2.7. The parameter εI and 
εINC are added to the flowchart because it is impossible to have zero values of ΔI and k in 
practical measurement. 
 
Figure 3.8: Flowchart of INC in simulation and programming 
Similarly, the flowchart in Figure 3.9 is modified from the one in Figure 3.5. The value of 
εP is added to compensate for unwanted fluctuation of the measurement. Instead of εV, the 
parameter εD is used as a limit for the program to stop dividing ΔD as it becomes too small. 
The signs of k1 and k2 are used to determine the direction of the duty cycle. The value of 
them is not necessary, therefore k2 is calculated as the product of ΔP2 and ΔV2. This avoids 
having large values for k2 when ΔV2 is small. 
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Figure 3.9: Flowchart of BS-P&O in simulation and programming 
Hence, the three MPPT algorithms of modified P&O, INC and BS-P&O in Figure 3.4, 
Figure 2.7 and Figure 3.5 are refined to suit the practical approach in Figure 3.7, Figure 3.8 
and Figure 3.9 respectively. These flowcharts are applied and simulated in the next section. 
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3.3. Simulation of circuit 
The simulation model is built on MATLAB/Simulink. A SEPIC is used for testing the 
performance of MPPT algorithm. Its output is connected to a resistor R. A capacitor C3 is 
put between the PV panel and the SEPIC to reduce drastic change and oscillation of the 
panel voltage. 
 
Figure 3.10: MATLAB simulation model for MPPT verification 
The MOSFET switch is driven by a PWM block, which operates at the frequency of fsw. 
The duty cycle for controlling the switch is updated at the sampling period of Ts. 
Component values of the SEPIC circuit are listed in Table 3.2. 
C1 = 10μF L1 = 2mH 
C2 = C3 = 1000μF L2 = 2mH 
Ts = 0.02s R = 5Ω 
Table 3.2: Simulation values for SEPIC components 
The solar panel used for the simulation is the Perlight Solar PLM-280P-72. The irradiance 
is set at 1000W/m2 for the first 0.4s, 800W/m2 from 0.4s to 0.8s and back to 1000W/m2 
from 0.8s to 1.2s. The temperature of the solar module is kept constant of 25°C. 
In the simulation, the change of duty cycle ΔD0 is set large enough to notice easily. In 
practice, it can be chosen for smaller values compared to this simulation. The values of 
εPO, εI and εINC are chosen so that the stop conditions are nearly the same for both modified 
P&O and INC methods. 
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D0 = 0.5 ΔD0 = 0.016 
εPO = 2.5W εI = 0.04A 
εINC = 0.02A/V εD = 0.001 
εP = 0.5W fsw = 40kHz 
Table 3.3: Simulation values for MPPT parameters 
 
 
Figure 3.11: Modified P&O and INC simulation results 
The simulation results of the modified P&O and traditional INC methods with set valued 
in Table 3.3 to give similar performance are shown in Figure 3.11. At irradiance of 
1000W/m2, the algorithm cannot get close to the MPP because of large ΔD0. Thus, the 
panel voltage keeps moving up and down or oscillating. At irradiance of 800W/m2, the 
duty cycle keeps unchanged but the difference between the operating power point and the 
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MPP is about 1.9W. It can be concluded that the two algorithms may be stable in some 
certain circumstance but not for all conditions. 
 
 
Figure 3.12: Binary-Search-Based P&O simulation results 
For the BS-P&O result in Figure 3.12, the change of duty cycle ΔD is decreased 
exponentially from a large initial value to small values near MPP (in the simulation, ΔD 
declines to less than 0.001). This helps operate near the MPP with an error less than 0.05W 
in comparison to the theoretic MPP. The response time of the algorithm is less than 0.2s, 
which is quick enough for changes of the irradiance. In steady state, the efficiency in the 
simulation of the modified P&O and INC is 98.9% and the BS-P&O is 99.9%. Hence, 
through the simulation, the new BS-P&O method has been proven to perform better than 
the tradition INC and modified P&O methods. Moreover, the novel method has shown its 
effectiveness in efficiency and fast response time.  
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3.4. Circuit board design 
The solar panel used for the experiment is monocrystalline solar module of Perlight Solar 
manufacturer. The detail information of this panel at Standard Test Condition (STC) is 
listed in Table 3.4. The STC is used to indicate the performance of solar module. A solar 
cell at STC has its temperature of 25°C, irradiance of 1000W/m2 and air mass of 1.5 
(AM1.5 or solar irradiation angle of 45°). 
 
Figure 3.13: Solar module of the experiment 
Manufacturer part number PLM-280M-72 
Peak power 𝑃𝑚𝑎𝑥 _𝑆𝑇𝐶 280W 
Short circuit current 𝐼𝑠𝑐_𝑆𝑇𝐶 8.32A 
Open circuit voltage 𝑉𝑜𝑐_𝑆𝑇𝐶 44.2V 
Maximum power current 𝐼𝑚𝑝_𝑆𝑇𝐶 7.73A 
Maximum power voltage 𝑉𝑚𝑝_𝑆𝑇𝐶 35.9V 
Temperature coefficient of power 𝜂𝑃 –0.459%/°C 
Power tolerance ±3% 
Table 3.4: Technical information of PLM-280M-72 solar module 
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Figure 3.14: Laboratory prototype of DC/DC board 
A 10A fuse is put at the input to protect the circuit from unexpected high current. The two 
power components, which consume most power, are the MOSFET and diode. Therefore, 
two heat-sinks 6399BG with the thermal resistance of 3.3°C/W are used for dissipating 
heat from the MOSFET and diode. 
The board also includes the power supply circuit, gate driver, sensors and inductors, which 
will be presented in the following sections. 
3.4.1. Power Supply 
The circuit needs power supplies for the sensors and gate drivers of about 5W. The sensor 
circuits consist of op-amps and comparators that use a 5V supply. In addition, a 12V 
supply is used for the MOSFET gate driver circuits. These 5V and 12V power supplies 
will be used for both DC/DC and DC/AC boards. The estimated power of all the sensor, 
gate-driver and control circuits is 4W for 5V power supply and 1W for 12V supply or the 
output current of 0.8A for 5V supply and 0.083A for 12V supply. 
The source for the power supplies can be taken from the input of the PV panel or from the 
battery. There are two common methods of regulating from high to low voltage. 
The first way is using the linear regulators. However, the power losses are considerable. 
For the PV input of 35V, the power losses of these regulators are: 
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 Ploss_5V = (Vin – 5) × Iout = (35 – 5) × 0.8 = 24W (3.45) 
 Ploss_12V = (Vin – 12) × Iout = (35 – 12) × 0.083 = 1.9W (3.46) 
The loss of the linear regulators is large, so that the switching regulators TL2575HV-05 
and TL2575HV-12 are chosen. These regulators are able to output the 1A current with the 
efficiency about 80%. This means the power loss of both is less than the one of linear 
regulators. The highest operation voltage of these regulators is 60V, which is higher than 
the open-circuit voltage 𝑉𝑜𝑐 of the solar module. However, external components will be 
used for these ones. 
 
Figure 3.15: Schematic of 5V and 12V power supplies 
Among the external components, two inductors of 330μH and 680μH are used. The 
combination of tantalum and electrolytic capacitors help stabilize voltage and reduce noise. 
The electrolytic capacitors with high capacitance can maintain the voltage while the 
tantalum is used for getting rid of noise and high frequency pulses. 
There are two diodes, which are put at the output of the input sources VPV and Vbat. The 
supply can be taken from both PV panel and battery. One of the two diodes will conduct 
when one of the two voltage levels is higher than the other. This helps to provide the 
source uninterruptedly at night or in shaded conditions. 
3.4.2. MOSFET gate driver 
To switch the MOSFET on and off with a control signal from a microcontroller, a gate 
driver circuit is needed. In this application, TC4428A is used for driving the MOSFET. 
The driver typically has the delay time of 30ns, rise time and fall time of 25ns, which is 
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suitable for switching frequency of the MOSFET. Moreover, TC4428A has one non-
inverting and one inverting driver, which can be used for not only low-side but also high-
side MOSFET driving applications. 
 
Figure 3.16: Schematic of low-side MOSFET driver 
A combination of ceramic and tantalum capacitors between the power supply and ground 
of the driver is applied to get rid of noises caused during the switching. 
3.4.3. Current sensor 
There are many way of measuring current. One of the most common ways is using a 
resistor with a very low resistance. The resistor will be connected in series to the circuit 
and the current flowing through it makes a voltage drop on this resistor. This voltage value 
is then read by a microcontroller and the current value is measured by simply dividing the 
voltage drop to the resistance. The resistor needs to be small enough that it will not 
consume too much power from the source. However, if the value of resistor is too small, 
the voltage drop in it is small too and it is challenging to read the exact value of current. 
 
Figure 3.17: Current transducer LTS 6-NP 
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The other way of measuring current is using the Hall Effect. This kind of current 
measurement is energy effective and precise. The current transducer LTS 6-NP is chosen 
for it has bidirectional current input and multiple ranges. Because the current can flow bi-
directionally, it can be used for both DC and AC measurement. Moreover, with multiple 
ranges this sensor may be adjusted for different current levels. The maximum current value 
that can pass through it is 19.2A and the accuracy of this sensor is ±0.2% which is suitable 
for this application. The sensor voltage supply is 5V, which is available from the circuit. In 
addition, there is no external component needed. 
3.4.4. Voltage sensor 
The PV voltage is above 30V but the maximum input voltage for a microcontroller is 3.3V. 
Therefore, a simple voltage follower with an op-amp is applied. 
 
Figure 3.18: Schematic of DC voltage sensor 
The input voltage is stepped down by two resistors R1 and R2 before coming to the op-
amp. The relation of the input and output voltages is shown in the equation below. 
 
Vout =
R2
R1 + R2
Vin (3.47) 
In the experiment, the maximum input voltage of the solar panel is 𝑉𝑂𝐶 and the output 
voltage should be less than 3.3V. 
 R2
R1 + R2
44.2 ≤ 3.3 (3.48) 
or 
R1
R2
≥ 12.4 (3.49) 
Choose R1 of 150kΩ and R2 of 12kΩ. The ratio of R1 to R2 is 12.5 and the ratio of the 
input to output voltage is 13.5. 
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3.4.5. Inductor and capacitor conditions 
The chosen switching frequency for the SEPIC is 40kHz. The noise is created at switching 
frequency by reactive components such as inductors and transformer. The human hearing 
frequency ranges from 20Hz to 20kHz, so that the switching frequency needs to be higher 
than this range to make the noise inaudible to human ears. The size of inductors is 
proportionally reduced when the switching frequency is increased or the higher the 
frequency gives a smaller inductor. Nonetheless, too high value of frequency causes 
difficulties in designing the MOSFET gate-drivers and control, thus 40kHz was selected 
for this project. 
The conditions for inductance and capacitance values can be determined by the chosen 
switching frequency. The solar panel in the experiment has the maximum power of 280W. 
In the case of just 100W output is obtained, as seen in the datasheet of the solar panel, the 
panel voltage at MPP is about 33V, so that the output current is calculated as 3A. From the 
equation (3.38), the condition of 𝐿1 is calculated as below: 
 
𝐿1 ≥
𝐷𝑚𝑎𝑥
2𝑓
(
𝑉𝐼
𝐼𝐼
)
𝑚𝑎𝑥
=
1
2 × 40000
33
3
= 0.14mH (3.50) 
Similar to the 𝐿1 inductor, the condition of inductor 𝐿2 is taken from equation (3.40) as: 
 
𝐿2 ≥
𝐷𝑚𝑎𝑥
2𝑓
(
𝑉𝑂
𝐼𝑂
)
𝑚𝑎𝑥
=
1
2 × 40000
33
3
= 0.14mH (3.51) 
The next step is the condition of capacitor 𝐶1 from equation (3.42).  The maximum input 
current of the solar panel is 8A, so that the output current is chosen for the case of 10A. 
The input voltage of the solar panel is at around the MPP and is taken as 30V. 
 
𝐶1 ≥
𝐼𝑂_𝑚𝑎𝑥𝐷𝑚𝑎𝑥
2𝑉𝐼_𝑚𝑖𝑛𝑓
=
10 × 1
2 × 30 × 40000
= 4.17μF (3.52) 
Hence, the chosen capacitor 𝐶1 is 10μF metallized polypropylene film capacitor. This kind 
of capacitor is bipolar and suitable for high frequency switching. The values of two 
inductors are chosen as twice the calculated value or 𝐿1 = 𝐿2 = 0.28mH. 
3.4.6. Inductor design 
Unlike capacitors, which may be bought in the market by the rating of capacitance and 
voltage range, inductors for switching power applications have to be designed and wound 
separately. 
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3.4.6.1. Methodology 
An inductor consists of a winding, magnetic core and an air gap. The function of the core 
is to conduct magnetic field and increase the effect of the magnetic force and a core 
usually includes an air gap. The air gap in an inductor has a number of advantages. First, it 
stores most of the energy of an inductor. Second, with the same limit of core saturation, the 
current flowing in the winding with an air gap can reach higher values than without the air 
gap. Third, the air gap is less dependent on temperature than the core, so it helps the 
inductance value be more stable than the core without an air gap. 
 
Figure 3.19: Basic E-core inductor 
General formulas: 
The formula of inductance of an inductor is: 
 
𝐿 =
𝑁2
ℛ𝑒𝑞
 (3.53) 
Where 𝑁 is the number of winding turns, ℛ𝑒𝑞 is the equivalent magnetic reluctance of the 
inductor and it consists of reluctances of core ℛ𝑐 and the air gap ℛ𝑔. 
 ℛ𝑒𝑞 = ℛ𝑐 + ℛ𝑔 (3.54) 
 
ℛ𝑒𝑞 =
𝑙𝑐
𝜇𝑟𝜇0𝐴𝑐
+
𝑙𝑔
𝜇0𝐴𝑐
=
𝑙𝑐
𝜇𝑒𝜇0𝐴𝑐
 (3.55) 
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with 𝜇𝑒 = (
1
𝜇𝑟
+
𝑙𝑔
𝑙𝑐
)
−1
 (3.56) 
Where 𝑙𝑐 is the effective magnetic path length, 𝑙𝑔 is the length of the air gap, 𝐴𝑐 cross-
sectional area of core, 𝜇0 is the magnetic permeability of free space, 𝜇𝑟 is the relative 
permeability and 𝜇𝑒 is the effective relative permeability of the core. 
From equations (3.53) and (3.55), the inductance value of an inductor is calculated as: 
 
𝐿 =
𝑁2𝜇𝑒𝜇0𝐴𝑐
𝑙𝑐
 (3.57) 
Litz wire application: 
To reduce the effect of Eddy current, Litz wires are used for winding the coil. In this 
design, 7 insulated strands are used and they are twisted together to make a Litz wire. Litz 
wire has the advantage of reducing the effect of Eddy current losses since it contains 
several small diameter strand wires. Moreover, the Litz wire may be easier to bend in 
comparison to a large solid conductor. In many cases, several Litz wires are used for 
carrying large value of current. 
In this section, the formulas are mainly based on the book “Transformers and inductors for 
power electronics” [41]. In this book, the formulas are applied for single-conductor 
winding, thus they are different for Litz wires. Therefore, all the formulas will be 
constructed for this application. 
Let 𝐴𝑠𝑡𝑟𝑎𝑛𝑑 be the area, 𝑑𝑠𝑡𝑟𝑎𝑛𝑑 be the diameter of each strand. Also for the Litz wire, 
𝑛𝐿𝑖𝑡𝑧 is the number of Litz wires and 𝐴𝐿𝑖𝑡𝑧 is the overall area of a Litz wire. The diameter 
of the Litz wire is approximately three times larger than the strand wire, therefore: 
 𝐴𝐿𝑖𝑡𝑧 = 9𝐴𝑠𝑡𝑟𝑎𝑛𝑑 (3.58) 
 
Figure 3.20: Litz wire 
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Because of winding by hand, the ratio of the winding to the window area of the core is 𝑘𝑢. 
The relation of the cross-sectional area of the winding to the core window area 𝐴𝑤𝑑 is 
shown in the following equation. 
 𝑁𝐴𝐿𝑖𝑡𝑧𝑛𝐿𝑖𝑡𝑧 = 9𝑁𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑 = 𝑘𝑢𝐴𝑤𝑑 (3.59) 
The resistance of the winding 𝑅𝑤𝑖𝑟𝑒 is calculated as below: 
 
𝑅𝑤𝑖𝑟𝑒 =
𝜌𝑙𝑤𝑖𝑟𝑒
7𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑
=
𝜌𝑁𝑙𝑡𝑢𝑟𝑛
7𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑
 (3.60) 
Where 𝜌 is the resistivity of conductor and 𝑙𝑡𝑢𝑟𝑛 is the mean length of a turn of winding 
wires. The winding wires have resistance so that there is power loss 𝑃𝑤𝑖𝑟𝑒 when the current 
flows. Let 𝐼𝐿_𝑟𝑚𝑠 be the root-mean-square (RMS) current and 𝑘𝑖 be the ratio between RMS 
and the maximum values of current. 
 
𝑃𝑤𝑖𝑟𝑒 = 𝑅𝑤𝑖𝑟𝑒𝐼𝐿_𝑟𝑚𝑠
2 =
𝜌𝑁𝑙𝑡𝑢𝑟𝑛
7𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑
𝑘𝑖
2𝐼𝐿_𝑚𝑎𝑥
2  (3.61) 
or 𝐼𝐿_𝑚𝑎𝑥 =
1
𝑘𝑖
√
7𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑𝑃𝑤𝑖𝑟𝑒
𝜌𝑁𝑙𝑡𝑢𝑟𝑛
 (3.62) 
Also the relationship of inductor current and the flux density is that the largest current 
flowing to the inductor 𝐼𝐿_𝑚𝑎𝑥 causes the flux density to get its maximum value 𝐵𝑚𝑎𝑥. 
 
𝐼𝐿_𝑚𝑎𝑥 =
𝐵𝑚𝑎𝑥𝑙𝑐
𝜇𝑒𝜇0𝑁
 (3.63) 
Calculating optimum effective permeability: 
The optimum effective relative permeability occurs when 𝐵𝑚𝑎𝑥 = 𝐵𝑠𝑎𝑡 and power loss of 
the winding wire equal to the maximum dissipation of the winding 𝑃𝐷 or 𝑃𝑤𝑖𝑟𝑒 = 𝑃𝐷. From 
equations (3.63) and (3.62), the value of 𝜇𝑒_𝑜𝑝𝑡 is calculated as following: 
 
𝜇𝑒_𝑜𝑝𝑡 =
𝐵𝑚𝑎𝑥𝑘𝑖𝑙𝑐
𝜇0
√
9𝜌𝑙𝑡𝑢𝑟𝑛
7𝑃𝐷𝑘𝑢𝐴𝑤𝑑
 (3.64) 
Where 𝑃𝐷 is calculated by the change in temperature ∆𝑇 and the thermal resistance 𝑅𝜃 of 
the core. 
 𝑃𝐷 = ∆𝑇/𝑅𝜃 (3.65) 
The value of thermal resistance 𝑅𝜃 can be found in the datasheet of the manufacturer. But 
in case that the value is not provided, it can be calculated by the volume of the core 𝑉𝑐 as: 
 𝑅𝜃 = 0.06/√𝑉𝑐 (3.66) 
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Calculating current density: 
The next step is to calculate the current density and it is shown as follow: 
 
𝐽0 =
𝐼𝐿_𝑟𝑚𝑠
7𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑
 (3.67) 
The relationship between winding loss and current density is taken from equation (3.61): 
 𝑃𝑤𝑖𝑟𝑒 = 7𝜌𝑁𝑙𝑡𝑢𝑟𝑛𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑𝐽0
2 (3.68) 
The volume of the wire winding 𝑉𝑤 is calculated from equation (3.59) as below: 
 𝑉𝑤 = 𝑙𝑡𝑢𝑟𝑛𝐴𝑤𝑑 = 9𝑙𝑡𝑢𝑟𝑛𝑁𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑/𝑘𝑢 (3.69) 
Combining equations (3.68) and (3.69): 
 
𝑃𝑤𝑖𝑟𝑒 =
7
9
𝜌𝑉𝑤𝑘𝑢𝐽0
2 (3.70) 
Besides the winding loss 𝑃𝑤𝑖𝑟𝑒, there is loss from the core 𝑃𝑐𝑜𝑟𝑒. These two power losses 
are related by the ratio 𝛾. The total loss of the inductor 𝑃𝑙𝑜𝑠𝑠 is calculated as: 
 𝑃𝑐𝑜𝑟𝑒 = 𝛾𝑃𝑤𝑖𝑟𝑒 (3.71) 
and 𝑃𝑙𝑜𝑠𝑠 = 𝑃𝑐𝑜𝑟𝑒 + 𝑃𝑤𝑖𝑟𝑒 = (1 + 𝛾)𝑃𝑤𝑖𝑟𝑒 (3.72) 
Moreover, the total loss 𝑃𝑙𝑜𝑠𝑠 depends on the change of temperature ∆𝑇, heat transfer 
coefficient ℎ𝑐 and the core surface area 𝐴𝑡. 
 𝑃𝑙𝑜𝑠𝑠 = ℎ𝑐𝐴𝑡∆𝑇 (3.73) 
then (1 + 𝛾)𝑃𝑤𝑖𝑟𝑒 =
7
9
(1 + 𝛾)𝜌𝑉𝑤𝑘𝑢𝐽0
2 = ℎ𝑐𝐴𝑡∆𝑇 (3.74) 
Let 𝐴𝑝 be the product of core window area 𝐴𝑤𝑑 and cross-sectional area 𝐴𝑐. The values of 
𝑉𝑤 and 𝐴𝑡 are related with 𝐴𝑝 through coefficients 𝑘𝑤 and 𝑘𝑎 as below: 
 𝐴𝑝 = 𝐴𝑐𝐴𝑤𝑑 (3.75) 
 𝑉𝑤 = 𝑘𝑤𝐴𝑝
3/4
 (3.76) 
 𝐴𝑡 = 𝑘𝑎𝐴𝑝
1/2
 (3.77) 
From (3.74) to (3.77), the current density is: 
 
𝐽0 =
1
√𝐴𝑝
8
√
9ℎ𝑐𝑘𝑎∆𝑇
7𝜌𝑘𝑤𝑘𝑢(1 + 𝛾)
=
𝑘𝑡
√𝐴𝑝
8
√
9∆𝑇
7𝑘𝑢(1 + 𝛾)
 (3.78) 
with 𝑘𝑡 = √
ℎ𝑐𝑘𝑎
𝜌𝑘𝑤
 (3.79) 
Calculating inductor size: 
Combining these equations (3.57), (3.63), (3.67) and (3.75), then: 
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𝐿𝐼𝐿_𝑚𝑎𝑥
2 =
𝐵𝑚𝑎𝑥𝐴𝑝𝑘𝑢𝐽0
𝑘𝑖
 (3.80) 
After that, substitute 𝐽0 from equation (3.78) to the (3.80), the value of 𝐴𝑝 is calculated as: 
 
𝐴𝑝 = (
𝑘𝑖𝐿𝐼𝐿_𝑚𝑎𝑥
2
𝑘𝑡𝐵𝑚𝑎𝑥
√
7(1 + 𝛾)
9𝑘𝑢∆𝑇
)
8
7
 (3.81) 
Those above equations are used for calculating and choosing the size for the inductor. The 
following are the steps taken. 
Calculating air gap length: 
First, the size of the core is determined by the value of 𝐴𝑝 from equation (3.81). After that, 
the length of air gap is chosen by the value of 𝜇𝑒_𝑜𝑝𝑡 from equation (3.64). 
 
𝑙𝑔 ≤
𝑙𝑐
𝜇𝑒_𝑜𝑝𝑡
 (3.82) 
With the chosen air gap length 𝑙𝑔, the number of turns is calculated as below: 
 𝑁 = √𝐿/𝐴𝐿 (3.83) 
Where 𝐴𝐿 is the induction factor and depends on the length of the air gap. If the value of 
the induction factor is not provided, it may be calculated as following: 
 
𝐴𝐿 =
𝜇0𝐴𝑐
(
𝑙𝑐
𝜇𝑟
+
𝑙𝑔
𝑘𝑔
)
 
(3.84) 
With 𝑘𝑔 is the air gap correction coefficient and is the practical correction for 𝑙𝑔. The table 
below shows the values of 𝑘𝑔 [42]. 
𝑙𝑔 (mm) 0.1 0.2 0.5 1.0 2.0 3.0 4.0 
𝑘𝑔  1.1 1.2 1.3 1.4 1.5 1.65 1.8 
Table 3.5: Values of the air gap correction 
Calculating Litz wire: 
The next step is choosing the size of the strand wires. The diameter of the wire should be 
close to half of the skin depth 𝛿. 
 
𝛿 = √
𝜌
𝜋𝑓𝜇0
 (3.85) 
and 𝑑𝑠𝑡𝑟𝑎𝑛𝑑 ≈
𝛿
2
 (3.86) 
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With the chosen wire size, the number of Litz wire needed to use for carrying enough 
current is calculated through the current density 𝐽0 from equation (3.67): 
 
𝑛𝐿𝑖𝑡𝑧 =
𝑘𝑖𝐼𝐿_𝑚𝑎𝑥
7𝐽0𝐴𝑠𝑡𝑟𝑎𝑛𝑑
 (3.87) 
Calculating the power losses: 
The following step is determining the wire and core losses. The power loss of the winding 
is calculated: 
 
𝑃𝑤𝑖𝑟𝑒 = 𝑅𝑤𝑖𝑟𝑒𝐼𝐿_𝑟𝑚𝑠
2 =
𝜌𝑁𝑙𝑡𝑢𝑟𝑛
7𝑛𝐿𝑖𝑡𝑧𝐴𝑠𝑡𝑟𝑎𝑛𝑑
𝐼𝐿_𝑟𝑚𝑠
2  (3.88) 
with 𝜌 = 𝜌0[1 + 𝛼0(𝑇𝑚𝑎𝑥 − 20)] (3.89) 
The core loss is proportional to the volume 𝑉𝑐 of the core, the frequency 𝑓 of current and 
the change of flux density ∆𝐵. 
 
𝑃𝑐𝑜𝑟𝑒 = 𝑉𝑐𝑘𝑐𝑜𝑟𝑒𝑓
𝛼 (
∆𝐵
2
)
𝛽
 (3.90) 
Where 𝛼, 𝛽 and 𝑘𝑐𝑜𝑟𝑒 are coefficients of material making the core. 
3.4.6.2. Calculation for the inductor 
The material for the core of this application is ferrite N87, which is suitable for high 
frequency. With the initial conditions in the table below, the size of the core will be 
determined. 
𝐿 = 0.28mH 𝑘𝑢 = 0.5 𝐵𝑚𝑎𝑥 = 0.2T 
𝐼𝐿_𝑚𝑎𝑥 = 8.5A 𝛾 = 0 𝑘𝑐𝑜𝑟𝑒 = 16.9 
𝑘𝑖 = 1 ∆𝑇 = 40°C 𝛼 = 1.25 
𝑓 = 40kHz 𝑇𝑚𝑎𝑥 = 70°C 𝛽 = 2.35 
Table 3.6: Initial values for calculating inductor 
From equation (3.81), 𝐴𝑝 is calculated as: 
 
𝐴𝑝 = (
(0.28 × 10−3) × 8.52
(48.2 × 103) × 0.2
√
7
9 × 0.5 × 40
)
8
7
= 5.07cm4 (3.91) 
Choose the core ETD49 which has the 𝐴𝑝_𝐸𝑇𝐷49 = 5.8cm
4. 
𝐴𝑤𝑑 = 2.75cm
2 𝑙𝑡𝑢𝑟𝑛 = 8.7cm 𝑉𝑐 = 24.1cm
3 
𝐴𝑐 = 2.11cm
2 𝜇𝑟 = 1630 𝑙𝑐 = 11.4cm 
CHAPTER 3: DC/DC CIRCUIT DESIGN 
45 
 
Table 3.7: Specifications of ferrite core ETD49 [43] 
Thermal resistance can be taken from equation (3.66) as: 
 𝑅𝜃 = 0.06/√24.1 × 10−6 = 12.2℃/W (3.92) 
Therefore the maximum dissipation power of the core is: 
 𝑃𝐷 = 40/12.2 = 3.27W (3.93) 
From equation (3.89), the resistivity of conductor at the temperature of 𝑇𝑚𝑎𝑥 is: 
 𝜌 = (1.72 × 10−8)[1 + 0.004(70 − 20)] = (2.06 × 10−8)Ωm (3.94) 
Then the optimum effective relative permeability is taken from equation (3.64) as: 
 
𝜇𝑒_𝑜𝑝𝑡 =
0.2 × 0.114
4𝜋 × 10−7
√
9(2.06 × 10−8) × 0.087
7 × 3.27 × 0.5 × (2.75 × 10−4)
= 41.13 (3.95) 
The condition for choosing the gap length is then taken from equation (3.82): 
 
𝑙𝑔 ≤
0.114
41.13
= 2.77mm (3.96) 
Choose the length of air gap 𝑙𝑔=2.5mm, then to calculate the number turn, the value of 𝐴𝐿 
needs to be determined. However, the datasheet of the core does not show the value for a 
gap of 2.5mm. Therefore, it is determined from equation (3.84). From Table 3.5, the value 
of 𝑘𝑔 is calculated as 1.575, then: 
 
𝐴𝐿 =
(4𝜋 × 10−7)(2.11 × 10−4)
(
0.114
1630 +
(2.5 × 10−3)
1.575 )
= 1.6nH (3.97) 
The number of turn is calculated from equation (3.83):  
 𝑁 = √(0.28 × 10−3)/(1.6 × 10−9) = 41.8 (3.98) 
Choose 𝑁 = 42 turns. The next step is to determine the size of winding wire. First, the 
skin depth is calculated: 
 
𝛿 = √
(2.06 × 10−8)
40000𝜋(4𝜋 × 10−7)
= 0.362mm (3.99) 
From the condition in (3.86), choose 𝑑𝑠𝑡𝑟𝑎𝑛𝑑 = 0.4mm or 𝐴𝑠𝑡𝑟𝑎𝑛𝑑 = 0.136mm
2. The 
current density is calculated as below from equation (3.78): 
 
𝐽0 =
(48.2 × 103)
√(5.8 × 10−8)
8
√
9 × 40
7 × 0.5
= 3.924A/mm2 (3.100) 
Use the value of 𝐽0 to calculate the number Litz wires 𝑛𝐿𝑖𝑡𝑧 from equation (3.87): 
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𝑛𝐿𝑖𝑡𝑧 =
8.5
7(3.924 × 106)(0.136 × 10−6)
= 2.28 (3.101) 
Choose 𝑛𝐿𝑖𝑡𝑧 = 3. From equation (3.59), the window utilization factor is calculated as: 
 
𝑘𝑢_𝑎𝑓𝑡𝑒𝑟 =
9𝐴𝑠𝑡𝑟𝑎𝑛𝑑𝑛𝐿𝑖𝑡𝑧𝑁
𝐴𝑤𝑑
=
9 × (0.136 × 10−6) × 3 × 42
(2.75 × 10−4)
= 0.56 (3.102) 
The window utilization factor is about 0.6 which is hard for winding manually. Therefore, 
the designer should make the winding very carefully. Parameters needed for making an 
inductor are now all calculated. The laboratory inductors are shown in the figure below. 
 
Figure 3.21: Implemented inductors 
The next step is to calculate the power loss of the inductor. From equation (3.61), the wire 
loss is then calculated as: 
 
𝑃𝑤𝑖𝑟𝑒 =
(2.06 × 10−8) × 42 × 0.087 × 8.52
7 × 3 × (0.136 × 10−6)
= 1.91W (3.103) 
Core loss is determined with the value ∆𝐵 = 0.2T which is chosen to be equal the 
maximum flux density of the core. Therefore from equation (3.90), 𝑃𝑐𝑜𝑟𝑒 is calculated as: 
 
𝑃𝑐𝑜𝑟𝑒 = (24.1 × 10
−6) × 16.9 × 400001.25 (
0.2
2
)
2.35
= 1.03W (3.104) 
Then the total loss of the core and the winding is: 
 𝑃𝑙𝑜𝑠𝑠 = 1.03 + 1.91 = 2.94W (3.105) 
The maximum total loss of one inductor is calculated of 2.94W. The loss in practical 
operation may be less than this value. 
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Figure 3.22: Measurement of the inductor 
In the Figure 3.22, the inductance of the implemented inductor is measured by an LCR 
meter and the result is 0.280mH which is the exact value needed. 
In comparison to the method using single wire, the core size is calculated as below [41]. 
 
𝐴𝑝_𝑠𝑖𝑛𝑔𝑙𝑒 = (
𝑘𝑖𝐿𝐼𝐿_𝑚𝑎𝑥
2
𝑘𝑡𝐵𝑚𝑎𝑥
√
1 + 𝛾
𝑘𝑢∆𝑇
)
8
7
 (3.106) 
The difference between the method of using a single conductor and using Litz wires is: 
 𝐴𝑝_𝐿𝑖𝑡𝑧
𝐴𝑝_𝑠𝑖𝑛𝑔𝑙𝑒
= (√7/9)
8
7 = 0.866 (3.107) 
From equation above, the core size using single conductor is 15% larger than the core 
using Litz wires. 
3.5. Programming 
A Tiva C Series TM4C123G LaunchPad Evaluation Board from Texas Instruments is used 
for control system. The board includes In-circuit Debug Interface (ICDI) that allows easy 
programming and debugging of the microcontroller. It also includes two PWM modules 
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and two 12-bit Analog-to-Digital Converter (ADC) modules, which are convenient to get 
measured quantities and control all power converters. 
 
Figure 3.23: Tiva C Series TM4C123G LaunchPad Evaluation Board 
The environment for programming is the CCS software, which the values of variables in 
the microcontroller memory can be exported to a laptop. 
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Figure 3.24: Pin diagram of TM4C123G LaunchPad Evaluation Board 
Timer0 is set at 50Hz and is used for updating duty cycle and measuring values of voltage 
and current. 
To measure current and voltage values of PV, the ratio of real voltage and sensor is 
measured in advance. As mentioned in section 3.4.4, the ratio of voltage is measured of 
14.1, therefore the PV voltage is calculated as the equation below. 
 VPV = (VADC×3.3/4095)×14.1 (3.108) 
For the current, the formula is based on the datasheet of the current transducer. 
 IPV = ((VADC×3.3/4095)×1.03 – 2.524)×9.6 (3.109) 
Pins PD0 and PD1 are taken to be the input pins to measure PV current and voltage 
respectively. 
 
Figure 3.25: Example of ADC 4-sample averaging of sequencer SS0 
The module ADC0 is used. The data capture and sampling control are handled by the 
sample sequencers. The sequencer SS0 is chosen because it contains 8 samples to be 
stored. By using the hardware averaging circuit, 64 samples are accumulated and averaged 
to form each of the 8 single data entries in the sequencer. This means that the actual 
number of samples stored in the sequencer SS0 is 512. The ripple and noise in the PV 
current input are more than in the PV voltage input. Therefore, among the 8 entries of SS0, 
2 entries are used for measuring the PV voltage value and the rest of 6 entries are taken for 
the current value. This means 128 samples in total are for voltage value and 384 samples 
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are taken average for the current value in every 20ms. This results in lower noise and 
higher precision. The detail coding can be seen in the Appendix. 
3.6. Experimental results 
In this section, the operation of the DC/DC converter and the effectiveness of MPPT 
algorithms will be tested. The SEPIC circuit needs to be tested first to make sure it will 
operate as expected. The MPPT is then verified, its efficiency and dynamic response are 
measured. 
3.6.1. SEPIC circuit 
The experiment SEPIC circuit was designed as in the Figure 3.26 below. The input and 
output capacitors include two types of tantalum and electrolytic capacitors as mention in 
section 3.4.1. The voltage rating of the tantalum capacitors is 50V which is higher than the 
input and output of the circuit so that they can be placed in parallel to the large electrolytic 
capacitors for reducing noise. 
 
Figure 3.26: Experimental SEPIC circuit for performance testing 
The duty cycle D is set to the value of 0.5, so that from equation (3.23), the input and 
output voltage theoretically should be equal to each other. The DC input voltage of SEPIC 
is set to be 15.6V and the output is connected to a 6Ω resistor. 
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Figure 3.27: Experimental result of SEPIC input and output voltages 
In the Figure 3.27, the measured output voltage is 14.6V, which is 1V less than the input 
level because of the voltage drop of the output diode. In comparison to the input voltage, 
the output voltage is stable and does not consist of large ripples. The following figures 
show the voltage waveforms of components in the circuit. 
In the Figure 3.28, the 𝐶1 voltage oscillated around the input voltage of 15.6V. From 
equation (3.34), the voltage ripple of the capacitor is calculated as: 
 ∆𝑣𝐶1 =
𝐷𝐼𝑂
𝐶1𝑓
=
𝐷𝑉𝑂
𝐶1𝑓𝑅
=
0.5 × 14.6
(10 × 10−6) × 40000 × 6
= 3V (3.110) 
As seen in Figure 3.28, the voltage variation of the capacitor 𝐶1 is around 3V which is 
similar to the calculated one. Besides, the capacitor voltage consists of high frequency 
harmonics but they are not too high to affect the output results of the converter. 
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Figure 3.28: Experimental result of SEPIC 𝐶1 voltage 
 
Figure 3.29: Experimental result of SEPIC 𝐿1 voltage 
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As can be seen in Figure 3.29, the voltage of 𝐿1 is in positive side when the switch is 
closed and in negative side when the switched is opened. When 𝑉𝐿1is positive, its value is 
15.6V which is equal the input voltage. At the negative side, the voltage ripples is about 
3V which is similar to the ripple in the capacitor 𝐶1. 
 
Figure 3.30: Experimental result of SEPIC 𝐿2 voltage 
Similar to the 𝐿1, in the Figure 3.30, the voltage of the inductor 𝐿2 is positive when the 
switched is closed and negative when the switch is opened. The average value in the 
positive side equal to 15.6V and the voltage variation is also around 3V. In both 
waveforms of the two inductors, the high frequency content still exist but they are small 
and is filtered by the capacitor at the output. 
As seen in Figure 3.31, the switch voltage is nearly zero when it is closed. When the 
switch is opened, the measured average value is 31.1V which as twice as the input voltage. 
As the theory shown in Figure 3.2, the rise of the voltage when the switch is opened equals 
to the sum of ripples in the capacitor 𝐶1 and the output voltage. Since the output voltage 
has insignificant ripple so that the voltage rise of the switch when it is opened is similar to 
the ripple of 𝐶1 or 3V. 
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Figure 3.31: Experimental result of SEPIC switch voltage 
 
Figure 3.32: Experimental result of SEPIC diode voltage 
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In the Figure 3.32, the diode voltage is negative when the switch is closed and its average 
value is about -31V. When the switch is opened, the diode conducts and the voltage drop 
on it is measured about 1V. 
In conclusion, the results from the experiment are similar to the theory depicted in Figure 
3.2. Therefore, the design of SEPIC satisfies the continuous mode and qualifies for the 
next step, which is the testing the effectiveness of MPPT methods. 
3.6.2. MPPT test 
The test for MPPT was carried out in the Zero2020 electrical control room of Cork 
Institute of Technology. DC wires from the tested solar module are routed to the room for 
measurement. The voltage and current values of the panel are recorded in the 
microcontroller memory and then are read by the CCS software installed in a laptop. 
 
Figure 3.33: MPPT testing set-up 
The circuit is connected as Figure 3.34 below. The component values of the SEPIC circuit 
are the same as in the Figure 3.26. The voltage and current sensors are connected to get 
data for the microcontroller. The microcontroller makes decisions by the MPPT algorithm 
and outputs the PWM signal to the MOSFET gate driver for controlling the circuit. 
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Figure 3.34: Block connection of the MPPT testing 
The output of the SEPIC is connected to four 1.5Ω–100W resistors connected in series 
giving an equivalent 6Ω–400W output resistor. The maximum output power of PV panel is 
about 280W and voltage of 35V, therefore a 6Ω resistor is suitable. 
 
Figure 3.35: Output resistors for MPPT testing 
Controlling and switching frequencies for the circuit are the same as the Table 3.3. Other 
controlling values for the experiment are: εP = 1 W, εD = 0.001. Current and voltage values 
are obtained by the ADC of the microcontroller every 0.02s. 
Two criteria for an MPPT method are the efficiency of the algorithm and the response time 
to the change in irradiance. 
3.6.2.1. Efficiency test 
In the test, the pyranometer of SP Lite2 is used for measuring the incident irradiance. It is 
placed and tilted with the same angle as the tested solar module. 
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Figure 3.36: Pyranometer 
The output power of the solar module depends not only the irradiance but also the 
temperature of the panel. 
 
Figure 3.37: PV Current-Voltage curve of different temperatures 
In the Figure 3.37, the MMP of the PV module decrease when the cell temperature 
increases. To determine the efficiency of the algorithm, the maximum or ideal power taken 
from the solar panel is theoretically calculated as: 
 
𝑃𝑚𝑎𝑥 _𝑖𝑑𝑒𝑎𝑙 = 𝑃max _𝑆𝑇𝐶
𝐼𝑟
𝐼𝑟_𝑆𝑇𝐶
(1 + 𝜂𝑃(𝑇 − 𝑇𝑆𝑇𝐶)) (3.111) 
or 𝑃𝑚𝑎𝑥 _𝑖𝑑𝑒𝑎𝑙 = 280
𝐼𝑟
1000
(1 − 0.00459(𝑇 − 25)) (3.112) 
Where 𝐼𝑟 is the irradiance value read from the pyranometer. The temperature 𝑇 is taken 
from the temperature sensor installed under a solar module, which is near the tested one as 
in the Figure 3.38 below. 
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Figure 3.38: Temperature sensor location for the experiment 
The efficiency of the MPPT algorithm is then calculated by the formula below. 
 
𝜂𝑀𝑃𝑃𝑇 =
𝑃𝑚𝑒𝑎𝑠𝑢𝑟𝑒𝑑
𝑃𝑚𝑎𝑥 _𝑖𝑑𝑒𝑎𝑙
 (3.113) 
There are errors in measurement from the solar module power tolerance, temperature and 
irradiance sensors. In addition, because there is just one solar module for the experiments, 
each test is conducted in a specific condition and the experiments for different MPPT 
methods are carried out in different time, irradiation and temperature. Thus, the results of 
the experimental efficiency are relative and used for comparison among different MPPT 
algorithms. 
In this experiment, the algorithms are tested to investigate the most efficient method and 
validate the simulation and theory. In Figure 3.39, the results of traditional P&O are 
presented. As the previous discussion, the voltage fluctuation leads to ripples in the power 
result. The efficiency of this method is 96.76%. 
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Figure 3.39: Experiment results of traditional P&O method 
The experimental results of BS-P&O algorithm are shown in Figure 3.40. The efficiency of 
this method is measured at 97.87%. It is over 1% higher than the traditional P&O. 
Moreover, the system using BS-P&O is more stable than the traditional method because 
the voltage and current values of the BS-P&O do not vary at the MPP. In addition, it can 
be seen that the time for the algorithm to reach the MPP is fast and less than 0.2s. 
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Figure 3.40: Experiment results of BS-P&O 
3.6.2.2. Response test 
In this test, the solar module is initially set to reach the MPP, then it is partially covered for 
about one second and then uncovered for the rest of time. This experiment measures the 
response time of the algorithm under sudden changes in the environment. 
As it can be seen in Figure 3.41 that panel power drops quickly due to the change in 
irradiance, and then it soon moves to the new point. The change in duty cycle and the 
voltage are large in the transition and become smaller to get closer to the MPP. The 
response time of this algorithm is less than 0.2s, which is similar to the simulation and 
proves its effectiveness. 
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Figure 3.41: Experiment results of BS-P&O response 
In conclusion, the BS-P&O has been proven the effectiveness and quick response for the 
MPPT task from the simulation to the experiment. This method can reach MPP of solar 
modules exactly and quickly and is better than the traditional P&O and INC methods. 
 
In this chapter, the SEPIC was selected and it was proven to meet criteria of the research. 
The SEPIC was also used for verifying the novel BS-P&O method which had a better 
performance than the tradition P&O and INC. The next chapter is the DC/AC circuit 
design which include the power topology and grid measurement method. 
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CHAPTER 4. DC/AC CIRCUIT DESIGN 
In this chapter, the design and implementation of the DC/AC converter is presented. The 
topology of the converter is tested in simulation and experiment. The design of grid 
measurement methods is also mentioned and the sensor circuits are tested with the grid. 
4.1. Theory 
In this section, the topology of the DC/AC converter is introduced and its operating is 
described. In addition, an approach of controlling the inverter to export the active and 
reactive powers to the grid is presented. 
4.1.1. Power topology 
The output voltage of the DC/DC converter is low in comparison to grid level. Therefore, 
using a transformer to boost voltage is needed for the DC/AC converter. It is known that 
higher the frequency of the signal, the smaller the size of transformer needed. To keep the 
size of transformer small, its input should be at high frequency. The topology for the 
inverter will be discussed to meet all the above criteria. 
The figure below is the typical 3-level sinusoidal PWM (SPWM) waveform of a H-bridge 
output. This waveform is then filtered to output the pure sinusoidal wave. 
 
Figure 4.1: Inverter output waveform before filtering at 4kHz 
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Figure 4.2: FFT analysis of the inverter waveform before filtering at 40kHz in 0.1s 
In Figure 4.2, the main component with the highest amplitude is at 50Hz with the 
amplitude of 0.5923, while the carriers of 40050Hz and 39950Hz have the levels of 0.3619 
and 0.3788 respectively. For this reason, the waveform in Figure 4.1 cannot be used to pass 
through a high frequency transformer. Another approach is carried out to avoid the low 
frequency spectrums. 
 
Figure 4.3: Waveform to pass through transformer at 4kHz 
In Figure 4.3, the pulses of Figure 4.1 are flipped alternatively and the FFT response of the 
waveform is shown below. 
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Figure 4.4: FFT analysis of waveform used for transformer at 40kHz in 0.1s 
The amplitude component of the 50Hz is just 1.9497×10-6 and the main component is 
0.9179 at 20kHz. Therefore, with a desire output waveform of 40kHz, the frequency pass 
through the transformer is half of it or 20kHz. 
 
Figure 4.5: Schematic of DC/AC circuit 
The final topology of DC/AC converter is shown in Figure 4.5. The first stage is H-bridge, 
which creates the high frequency PWM pulses. These pulses then pass through a 
transformer to boost the voltage to grid level. After that, a reactive diode rectifier bridge is 
used to flip all pulses in negative side to positive side. There is no need to have an active 
rectifier because the current does not flow backward and the control is much simpler with 
the rectifier in comparison to an active switched rectifier. The next stage of the inverter is 
the polar reverse bridge to flip pulses at the frequency of 50Hz. And the final stage is LC 
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filter which blocks all high frequency components and just let the fundamental frequency 
signal or 50Hz sinusoidal wave pass through. The passive LC filter is selected for its 
simplicity and it does not need to be controlled by the microcontroller. The illustration of 
the waveform at stages of DC/AC topology is shown from Figure 4.6 to Figure 4.9 below. 
 
Figure 4.6: Output voltage of transformer 
 
Figure 4.7: Output voltage of rectifier 
 
Figure 4.8: Output voltage of polar reverse bridge 
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Figure 4.9: Output voltage of filter 
The topology of this DC/AC converter is simulated and characterized experimentally in 
sections 4.2 and 4.5. 
4.1.2. Power control theory 
The output of the inverter will pass through an LC filter before connecting to grid. Let the 
grid voltage and current be 𝑽𝑔𝑟𝑖𝑑 and 𝑰𝑔𝑟𝑖𝑑, respectively. Also, let 𝑽𝑖𝑛𝑣 and 𝑰𝑖𝑛𝑣 be the 
fundamental voltage and current of the inverter before the filter, respectively. A model for 
studying power transfer can be built as shown in figure below. 
 
Figure 4.10: Power transfer model 
The capacitor current 𝑰𝑐 and inductor voltage 𝑽𝐿 are calculated as: 
 𝑰𝑐 = 𝑗𝐶𝜔𝑽𝑔𝑟𝑖𝑑 (4.1) 
 𝑽𝐿 = 𝑗𝐿𝜔𝑰𝑖𝑛𝑣 (4.2) 
Let 𝛿 be the angle between 𝑽𝑔𝑟𝑖𝑑 and 𝑽𝑖𝑛𝑣 as the following figure. 
 𝑽𝑔𝑟𝑖𝑑 = 𝑉𝑔𝑟𝑖𝑑∠0° (4.3) 
 𝑽𝑖𝑛𝑣 = 𝑉𝑖𝑛𝑣∠𝛿 = 𝑉𝑖𝑛𝑣(cos 𝛿 + 𝑗 sin 𝛿) (4.4) 
Using Kirchhoff’s voltage and current laws of the circuit, so: 
 𝑰𝑖𝑛𝑣 = 𝑰𝑐 + 𝑰𝑔𝑟𝑖𝑑 (4.5) 
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 𝑽𝑖𝑛𝑣 = 𝑽𝐿 + 𝑽𝑔𝑟𝑖𝑑 (4.6) 
 
Figure 4.11: Phasor diagram between grid and inverter voltage 
Therefore, the grid current 𝑰𝑔𝑟𝑖𝑑 can be calculated from the above equations as: 
 
𝑰𝑔𝑟𝑖𝑑 =
𝑉𝑖𝑛𝑣 sin 𝛿
𝐿𝜔
− 𝑗 (
𝑉𝑖𝑛𝑣 cos 𝛿
𝐿𝜔
+ 𝑉𝑔𝑟𝑖𝑑 (𝐶𝜔 −
1
𝐿𝜔
)) (4.7) 
The complex output power of the grid is: 
 
𝑺 =
1
2
𝑽𝑔𝑟𝑖𝑑𝑰𝑔𝑟𝑖𝑑
∗  (4.8) 
or 𝑺 =
1
2
𝑉𝑔𝑟𝑖𝑑 (
𝑉𝑖𝑛𝑣 sin 𝛿
𝐿𝜔
+ 𝑗 (
𝑉𝑖𝑛𝑣 cos 𝛿
𝐿𝜔
+ 𝑉𝑔𝑟𝑖𝑑 (𝐶𝜔 −
1
𝐿𝜔
))) (4.9) 
The active and reactive powers of the output to the grid are then calculated: 
 
𝑃 = 𝑅𝑒(𝑺) =
𝑉𝑔𝑟𝑖𝑑𝑉𝑖𝑛𝑣 sin 𝛿
2𝐿𝜔
 (4.10) 
 
𝑄 = 𝐼𝑚(𝑺) =
𝑉𝑔𝑟𝑖𝑑
2
(
𝑉𝑖𝑛𝑣 cos 𝛿
𝐿𝜔
+ 𝑉𝑔𝑟𝑖𝑑 (𝐶𝜔 −
1
𝐿𝜔
)) (4.11) 
From the two equations above, the value of angle 𝛿 is determined as: 
 
sin 𝛿 =
2𝐿𝜔𝑃
𝑉𝑔𝑟𝑖𝑑𝑉𝑖𝑛𝑣
 (4.12) 
 
cos 𝛿 =
2𝐿𝜔𝑄
𝑉𝑔𝑟𝑖𝑑𝑉𝑖𝑛𝑣
+
𝑉𝑔𝑟𝑖𝑑𝐿𝜔
𝑉𝑖𝑛𝑣
(
1
𝐿𝜔
− 𝐶𝜔) (4.13) 
And with Pythagorean Theorem of: 
 sin2𝛿 + cos2𝛿 = 1 (4.14) 
The peak value of inverter output 𝑉𝑖𝑛𝑣 and the angle 𝛿 is then calculated. 
 
𝑉𝑖𝑛𝑣 =
2𝐿𝜔
𝑉𝑔𝑟𝑖𝑑
√𝑃2 + (𝑄 +
𝑉𝑔𝑟𝑖𝑑
2
2
(
1
𝐿𝜔
− 𝐶𝜔))
2
 (4.15) 
and 𝛿 = sin−1 (
2𝐿𝜔𝑃
𝑉𝑔𝑟𝑖𝑑𝑉𝑖𝑛𝑣
) (4.16) 
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Hence, from equations (4.15) and (4.16) the amplitude and phase angle of the inverter can 
be calculated by grid amplitude 𝑉𝑔𝑟𝑖𝑑, active power 𝑃 and reactive power 𝑄. The grid 
amplitude 𝑉𝑔𝑟𝑖𝑑 can be measured by the sensor at the inverter output. The active power 𝑃 
is the MPP taken from the solar panel through the DC/DC converter. The reactive 𝑄 is 
usually set to be zero and it is set in the case of supporting the grid. 
4.2. Simulation 
MATLAB model is used for simulating the DC/AC converter and verifying the controlling 
theory in section 4.1.2. The model is designed and shown in Figure 4.12 and values used 
for the simulation are listed in Table 4.1. 
 
  
Figure 4.12: MATLAB simulation model DC/AC converter 
P = 200W Q = 20VAR 
C = 0.1μF L = 20mH 
R1 = 0.1Ω R2 = 10Ω 
fgrid = 50Hz fH-bridge = 40kHz 
VDC = 30VDC Vgrid = 230VAC (325.269V peak) 
Table 4.1: Simulation values for inverter parameters 
The inverter is set to output the active power of 200W and reactive power of 20VAR. The 
output of the inverter is connected to the grid of 230VAC and 50Hz. In the model, the H-
bridge is controlled by signals LL and LR and the polar reverse bridge is switched by the 
signal R. These control signals are program to output the PWM based on the reference 
signal calculated from equations (4.15) and (4.16). From these equations the peak output of 
the inverter 𝑉𝑖𝑛𝑣 is calculated as 322.9823V and the phase angle 𝛿 is 1.384°. 
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Figure 4.13: Simulated output voltage and current of polar reverse bridge 
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Figure 4.14: Simulated output voltage and current of filter 
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Figure 4.15: Simulated output active power and reactive power of inverter 
From Figure 4.15, it can be seen that the output power of the inverter can be controlled by 
the phase and amplitude of the grid as shown in the equations (4.15) and (4.16). 
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Figure 4.16: Inverter amplitude and phase angle versus output power 
In the Figure 4.16, the calculated amplitude 𝑉𝑖𝑛𝑣 and phase angle 𝛿 are calculated for 
different active power 𝑃 values. It can be seen that the change in 𝑉𝑖𝑛𝑣 and 𝛿 are too small 
for every 1W increment of 𝑃. It is nearly impossible for the circuit and the microcontroller 
to calculate and output such these small changes. So that the controlling theory introduced 
in section 4.1.2 just works in the simulation and cannot be applied in practice. 
4.3. Circuit board design 
An experimental DC/AC circuit board is built for verification and shown in the Figure 
4.17. The H-bridge and polar reverse bridge consist of MOSFETs for switching. The four 
MOSFETs used for the first stage are IPA086N10N3 G power transistor and have the 
rating of 100V and 45A. The four transistors in the polar reverse bridge have the 
manufacturer part number of SiHF7N60E with the Drain-Source voltage of 650V and 
Continuous Drain current of 7A. Heat-sinks, which are put together with these transistors 
to release the heat and prevent the transistors from being too hot, are SW50-2 with thermal 
resistance of 8.6°C/W. For the rectifier, four 3A ultra-fast diodes are used. All above 
components can be bought in the market, except for the transformer and filter inductor, 
which are wound manually. 
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Figure 4.17: Laboratory prototype of DC/AC board 
4.3.1. Transformer design 
Similar to the design of inductors in the DC/DC section, the transformer needed to be 
designed for specific voltage ratings, input power, transformer ratio and frequency. 
4.3.1.1. Methodology 
In this section, a 2-coil transformer is considered. The purpose of re-building the formulas 
from the book [41] is that the Litz wire is used instead of a single conductor. Therefore 
some steps, which do not affect the change of formulas, will be skipped. Moreover, same 
parameters, which are mentioned in the inductor design, will not be defined again in this 
section. 
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Figure 4.18: Basic E-core 2-coil transformer 
General equations: 
The equation below shows the input power 𝑃𝑖𝑛 is related with elements which are 
mentioned in the inductor design section and the waveform factor 𝑘𝑣. 
 2𝑃𝑖𝑛 = 𝑓𝑘𝑣𝑘𝑢𝐵𝑚𝑎𝑥𝐴𝑝𝐽0 (4.17) 
The area of the winding 𝐴𝑤 consists of the primary and secondary windings. 
 𝐴𝑤 = 9𝑁𝑝𝑛𝐿𝑖𝑡𝑧_𝑝𝐴𝑠𝑡𝑟𝑎𝑛𝑑_𝑝 + 9𝑁𝑠𝑛𝐿𝑖𝑡𝑧_𝑠𝐴𝑠𝑡𝑟𝑎𝑛𝑑_𝑠 = 𝑘𝑢𝐴𝑤𝑑 (4.18) 
Power loss: 
The power loss of the wire consists with two parts of primary and secondary sides. 
 𝑃𝑤𝑖𝑟𝑒 = 𝑅𝑤𝑖𝑟𝑒_𝑝𝐼𝑟𝑚𝑠_𝑝
2 + 𝑅𝑤𝑖𝑟𝑒_𝑠𝐼𝑟𝑚𝑠_𝑠
2  (4.19) 
or 𝑃𝑤𝑖𝑟𝑒 = 𝜌𝑙𝑡𝑢𝑟𝑛 (
𝑁𝑝𝐼𝑟𝑚𝑠_𝑝
2
7𝑛𝐿𝑖𝑡𝑧_𝑝𝐴𝑠𝑡𝑟𝑎𝑛𝑑_𝑠
+
𝑁𝑠𝐼𝑟𝑚𝑠_𝑠
2
7𝑛𝐿𝑖𝑡𝑧_𝑠𝐴𝑠𝑡𝑟𝑎𝑛𝑑_𝑠
) (4.20) 
Current density 𝐽0 is equal in both primary and secondary sides, so: 
 
𝐽0 =
𝐼𝑟𝑚𝑠_𝑝
7𝑛𝐿𝑖𝑡𝑧_𝑝𝐴𝑠𝑡𝑟𝑎𝑛𝑑_𝑝
=
𝐼𝑟𝑚𝑠_𝑠
7𝑛𝐿𝑖𝑡𝑧_𝑠𝐴𝑠𝑡𝑟𝑎𝑛𝑑_𝑠
 (4.21) 
Combine the equations (4.18), (4.20) and (4.21), the power loss of the winding is: 
 𝑃𝑤𝑖𝑟𝑒 = 7𝜌𝑙𝑡𝑢𝑟𝑛𝐽0
2(𝑛𝐿𝑖𝑡𝑧_𝑝𝐴𝑠𝑡𝑟𝑎𝑛𝑑_𝑝𝑁𝑝 + 𝑛𝐿𝑖𝑡𝑧_𝑠𝐴𝑠𝑡𝑟𝑎𝑛𝑑_𝑠𝑁𝑠) (4.22) 
or 𝑃𝑤𝑖𝑟𝑒 =
7
9
𝜌𝑙𝑡𝑢𝑟𝑛𝐽0
2𝑘𝑢𝐴𝑤𝑑 (4.23) 
With volume of the winding is 
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 𝑉𝑤 = 𝑙𝑡𝑢𝑟𝑛𝐴𝑤𝑑 (4.24) 
So combine (4.23) and (4.24), the power loss of the winding 𝑃𝑤𝑖𝑟𝑒 is then: 
 
𝑃𝑤𝑖𝑟𝑒 =
7
9
𝜌𝑉𝑤𝑘𝑢𝐽0
2 (4.25) 
The total loss in the transformer is defined as in equations (3.72) and (3.73) with 𝛾 = 1. 
 𝑃𝑙𝑜𝑠𝑠 = ℎ𝑐𝐴𝑡∆𝑇 = 2𝑃𝑤𝑖𝑟𝑒 (4.26) 
so ℎ𝑐𝐴𝑡∆𝑇 =
14
9
𝜌𝑉𝑤𝑘𝑢𝐽0
2 (4.27) 
Calculating current density: 
Thus, from equation (4.27), the current density 𝐽0 of transformer is calculated as: 
 
𝐽0 = √
9ℎ𝑐𝐴𝑡∆𝑇
14𝜌𝑉𝑤𝑘𝑢
 (4.28) 
With 𝐴𝑡, 𝑉𝑤 and 𝑘𝑡 are defined in the equations below. 
 𝐴𝑡 = 𝑘𝑎𝐴𝑝
1/2
 (4.29) 
 𝑉𝑤 = 𝑘𝑤𝐴𝑝
3/4
 (4.30) 
and 𝑘𝑡 = √
ℎ𝑐𝑘𝑎
𝜌𝑘𝑤
 (4.31) 
Then the current density 𝐽0 from equation (4.28) is: 
 
𝐽0 = 𝑘𝑡√
9∆𝑇
14𝑘𝑢
1
√𝐴𝑝
8
 (4.32) 
Calculating transformer size: 
From equations (4.17) and (4.32), 𝐴𝑝 is calculated as follows: 
 
𝐴𝑝 = (
2𝑃𝑖𝑛
𝑓𝑘𝑡𝑘𝑣𝐵𝑚𝑎𝑥
√
14
9𝑘𝑢∆𝑇
)
8
7
 (4.33) 
Calculating optimum flux density: 
The following equation is used for calculating the optimum flux density 𝐵𝑜: 
 
(
𝑃𝑙𝑜𝑠𝑠
2
)
2
3
= 𝑃𝑤𝑖𝑟𝑒
1
12 𝑃𝑐𝑜𝑟𝑒
7
12  (4.34) 
Where 𝑃𝑐𝑜𝑟𝑒 is the core loss and is similar to the equation (3.90). Taken 𝛽 = 2, the core 
loss is then calculated by the optimum flux density 𝐵𝑜 as: 
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 𝑃𝑐𝑜𝑟𝑒 = 𝑉𝑐𝑘𝑐𝑜𝑟𝑒𝑓
𝛼𝐵𝑜
𝛽
= 𝑉𝑐𝑘𝑐𝑜𝑟𝑒𝑓
𝛼𝐵𝑜
2 (4.35) 
Hence, combining three equations (4.25), (4.26) and (4.35) to equation (4.34): 
 
(
ℎ𝑐𝐴𝑡∆𝑇
2
)
2
3
= (
7
9
𝜌𝑘𝑤𝐴𝑝
3
4 𝑘𝑢𝐽0
2)
1
12
(𝑘𝑐𝐴𝑝
3
4 𝑘𝑐𝑜𝑟𝑒𝑓
𝛼𝐵𝑜
2)
7
12
 (4.36) 
or (
ℎ𝑐𝑘𝑎∆𝑇
2
)
2
3
= (
7
9
𝜌𝑘𝑤𝑘𝑢)
1
12
(𝑘𝑐𝑘𝑐𝑜𝑟𝑒𝑓
𝛼𝐵𝑜
2)
7
12(𝐴𝑝𝐽0)
1
6 (4.37) 
Taken 𝐴𝑝𝐽0 from equation (4.17), then: 
 
𝐴𝑝𝐽0 =
2𝑃𝑖𝑛
𝑓𝑘𝑣𝑘𝑢𝐵𝑜
 (4.38) 
After that, substitute 𝐴𝑝𝐽0 from equation (4.38) to (4.37), the value of 𝐵𝑜 is calculated. 
 
𝐵𝑜 =
(
1
2 ℎ𝑐𝑘𝑎∆𝑇)
2
3
(
7
9 𝜌𝑘𝑤𝑘𝑢)
1
12
(𝑘𝑐𝑘𝑐𝑜𝑟𝑒𝑓𝛼)
7
12 (
2𝑃𝑖𝑛
𝑓𝑘𝑣𝑘𝑢
)
1
6
 (4.39) 
The value of optimum flux density 𝐵𝑜 should not be larger than the saturation value 𝐵𝑠𝑎𝑡. 
Calculating winding turns: 
Finally, the number of primary winding turns is determined as the formula below. 
 
𝑁𝑝 =
𝑉𝑟𝑚𝑠_𝑝
2𝑘𝑣𝑓𝐵𝑜𝐴𝑐
 (4.40) 
The value of secondary turns 𝑁𝑠 will be calculated through 𝑁𝑝 and the transformer ratio. 
4.3.1.2. Calculation for the transformer 
Similar to calculating inductor, a ferrite core is chosen for this application. The transformer 
is used to boost the low voltage of battery to grid level. Then the initial values needed for 
calculating are listed in the following table. 
𝑓 = 20kHz 𝑘𝑢 = 0.5 ∆𝑇 = 30°C 
𝑃𝑖𝑛 = 280W 𝑘𝑣 = 4 𝑇𝑚𝑎𝑥 = 70°C 
𝑉𝑟𝑚𝑠_𝑝 = 33.6V 𝑁𝑠/𝑁𝑝 = 14 𝐵𝑠𝑎𝑡 = 0.2T 
Table 4.2: Initial values for calculating transformer 
First from (4.39), the optimum flux density is calculated. 
 
𝐵𝑜 =
(
1
2 × 10 × 40 × 30)
2
3
(
7
9
(2.06 × 10−8) × 10 × 0.5)
1
12
(5.6 × 16.9 × 200001.25)
7
12 (
2 × 280
20000 × 4 × 0.5)
1
6
= 0.135T (4.41) 
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The value of 𝐵𝑜 is less than the saturation flux density 𝐵𝑠𝑎𝑡 of ferrite core, then the next 
step is carried out. The core size is determined from equation (4.33) as follows. 
 
𝐴𝑝 = (
2 × 280
20000 × (48.2 × 103) × 4 × 0.13
√
14
9 × 0.5 × 30
)
8
7
= 4.14cm4 (4.42) 
Choose the core ETD49 which has the 𝐴𝑝_𝐸𝑇𝐷49 = 5.8cm
4. Specifications of the coil are 
based on the Table 3.7. From equation (4.40), the number of primary turns is calculated as 
below: 
 
𝑁𝑝 =
33.6
2 × 4 × 20000 × 0.13 × (2.11 × 10−4)
= 7.4 (4.43) 
Choose 𝑁𝑝 = 8 turns. With the ratio of 14, therefore 𝑁𝑠 = 112 turns. The core loss of the 
transformer is calculated from equation (4.35). 
 𝑃𝑐𝑜𝑟𝑒 = (2.41 × 10
−5) × 16.9 × 200001.250.1352 = 1.76W (4.44) 
The current density is calculated from equation (4.32): 
 
𝐽0 = (48.2 × 10
3)√
9 × 30
14 × 0.5
1
√(5.8 × 10−8)
8
= 2.4A/mm2 (4.45) 
The power loss of the winding is taken from equation (4.23) and the value of 𝜌 is the same 
as in equation (3.94): 
 𝑃𝑤𝑖𝑟𝑒 =
7
9
(2.06 × 10−8) × 0.087 × (2.4 × 106)2 × 0.5 × (2.75 × 10−4) = 0.66W (4.46) 
Therefore, the total power loss of the transformer is then: 
 𝑃𝑙𝑜𝑠𝑠 = 𝑃𝑐𝑜𝑟𝑒 + 𝑃𝑤𝑖𝑟𝑒 = 1.76 + 0.66 = 2.42W (4.47) 
After winding, the measured inductance of the primary side is 0.272mH and the inductance 
of the secondary side is 53.6mH. Similar to the equation (3.107), the core size using Litz 
wires is 15% smaller than the core size using a single conductor. 
4.3.2. Grid measuring 
To synchronize to the grid, the frequency, phase and amplitude values need to be 
determined. To measure the grid values, a small transformer is used to step down the high 
voltage of grid to the lower level for the microcontroller. 
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Figure 4.19: Laboratory prototype of grid sensing board 
Because the input grid voltage is bipolar, 5V and -5V power supplies are needed for the 
op-amps to operate. The 5V power supply can be taken from the DC/DC board. To get -5V 
supply from 5V, a voltage converter ICL7660 is used. 
 
Figure 4.20: ICL7660 circuit of -5V supply 
In this research, a peak detector is used for capturing the grid voltage amplitude and a zero-
crossing detector (ZCD) is used for measuring the grid frequency and phase. However, 
both detectors depend on the grid quantities, which contain not only the fundamental 
component, but also a lot of harmonics. An active low-pass filter (LPF) is therefore 
required to remove all harmonics. 
4.3.2.1. Grid filtering 
An active filter is a good choice in comparison with a passive filter in signal conditioning 
applications. A 2nd-order Sallen-Key Low-pass-filter [44] was selected for the system 
under consideration. 
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Figure 4.21: Schematic circuit of 2nd-order Sallen-Key Low-pass-filter [44] 
The cut-off frequency 𝑓𝑐 of this filter is: 
 𝑓𝑐 =
1
2𝜋√𝑅1𝑅2𝐶1𝐶2
=
1
2𝜋𝑅𝐶
 (4.48) 
In the design, the resistor and capacitor values are equal or 𝑅1 = 𝑅2 = 𝑅 and 𝐶1 = 𝐶2 = 𝐶. 
With the chosen capacitors of 0.1μF and the cut-off frequency of 150Hz, the resistor value 
is then calculated as 10kΩ. 
With the selected values, the transfer function of this filter is: 
 𝐻(𝑠) =
1
𝑅2𝐶2
𝑠2 +
2
𝑅𝐶 𝑠 +
1
𝑅2𝐶2
=
1000000
𝑠2 + 2000𝑠 + 1000000
 (4.49) 
The Bode diagram of the transfer function is shown in Figure 4.22. 
 
Figure 4.22: Bode diagram of the active filter 
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The filter can get rid of high frequency noise but it causes the signal to be delayed. The 
phase delay at the frequency 50Hz is calculated as 34.88° or 1.94ms. This value is verified 
by the experiment with a hardware circuit. 
4.3.2.2. Grid zero-crossing detector 
The circuit for the ZCD is simple and does not consist of many components. The grid 
signal will be compared to the zero level or ground. A voltage comparator LM311 is 
selected for this task. 
 
Figure 4.23: Schematic circuit of ZCD 
The output of ZCD is 5V when the grid voltage is positive and is zero when grid is 
negative. By this, the phase and the frequency of grid can be read by the microcontroller. 
4.3.2.3. Grid peak detector 
The amplitude of grid may vary because of the load, so that it needs to be checked every 
cycle. The following Figure 4.24 shows the circuit to measure the grid peak value. 
 
Figure 4.24: Schematic circuit of peak detector 
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An electrolytic capacitor is used to store the maximum value of the input of every cycle. 
After storing the peak value in one cycle, the capacitor needs to be discharged for the next 
cycle. Therefore, a small PNP transistor is placed in parallel with the capacitor for this 
task. The output of ZCD is utilized to switch the transistor on and off. By this way, the 
microcontroller requires one less PWM channel and the programming is easier. 
4.3.3. MOSFET gate driver 
The controlling PWM signals are generated by the microcontroller. The design of the low-
side driver is similar to the one of DC/DC converter circuit. The challenge of this part is to 
design a high-side MOSFET driver. 
The optocoupler HCPL-2400 is used. Its output is inverted, so that the output of the 
optocoupler is connected to the inverting driver of TC4428. 
 
Figure 4.25: Schematic of high-side MOSFET driver 
For the high-side driver circuit, not only the input signals but also the power supplies need 
to be isolated. The converter RI-1212S is used for converting 12V input to isolated 12V 
output. 
 
Figure 4.26: Schematic of isolated 5V&12V supplies for MOSFET driver 
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The isolated 5V supply is taken from a linear converter 78L05 because this power supply 
is just used for the optocoupler. The HCPL-2400 current load is 4mA, so that the power 
loss in the 78L05 is about 28mW which is acceptable. 
4.4. Programming 
There are H-bridge and polar reverse bridges in the circuit, therefore two PWM modules 0 
and 1 are used. The PWM signals in the H-bridge are at 40kHz while the signals in the 
polar reverse bridge are at 50Hz. 
4.4.1. SPWM generating 
There are many methods to generate the SPWM to the H-bridge. The first way is using the 
analog generators by comparing a reference sinusoidal wave to a triangular one. This way 
requires a lot of components and has noise. 
The other way is using a digital method to calculate the sine values by the microcontroller. 
However, getting sine values in the microcontroller requires many calculating cycles and 
the microcontroller needs to work harder and longer for every switching cycle. 
A simple digital way to get the SPWM output is a look-up table. In this method, values of 
sine are pre-calculated and stored in a table. For the switching frequency of 40kHz and the 
grid output frequency of 50Hz, there are 800 sine values for every cycle of 20ms. Because 
the sine wave is symmetric, a half of these values or 400 points are enough for generating 
the whole cycle. 
 
Figure 4.27: Example of 50Hz sine values with sampling of 4kHz 
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4.4.2. Frequency control 
Because the grid frequency is not fixed and may vary around 50Hz, the output PWM 
should be adapted to the grid frequency. The distribution code for transmission systems 
states that the frequency of normal operation ranges from 49.8Hz to 50.2Hz [45]. 
Therefore, by adding or removing a few points in the peak of the sine waveform, the 
frequency may be controllable. It is nearly flat at the peak of the sinusoidal waveform and 
adding or subtracting a few points there does not affect the shape of the output.  
At the peak values of frequency or 49.8Hz and 50.2Hz, the algorithm will add or minus at 
maximum 4 points for every cycle.  
4.4.3. Phase control 
The figure below shows the time delay of the ZCD output with respect to the grid voltage. 
The time difference from the falling-edge of the ZCD signal to the grid is 8ms, which is 
shown in Figure 4.31. 
 
Figure 4.28: ZCD signal and grid voltage 
To synchronize the grid with the ZCD input, the output of the PWM needs to be delayed 
by the program. For the switching of 40kHz frequency or 25μs period, the program will 
delay 320 cycles or 8ms for synchronizing to the grid. 
4.4.4. Operation 
The flowchart of the programming is shown in the Figure 4.29. The signals of LL, LR and 
R are the PWM output to control the MOSFETs as shown in Figure 4.12. There are two 
interrupts in the coding which are the 40kHz PWM timer and the falling-edge of the ZCD 
signal. 
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The 40kHz PWM interrupt is used to update the duty cycle values for controlling the 
switches. The values of LL and LR are determined by an array Dsin pre-calculated and 
stored in the microcontroller memory. Because the output waveform of the H-bridge is at 
high frequency, LL and LR are updated alternately or LL is updated duty cycle while LR is 
turned off and vice versa. 
The ZCD interrupt occurs when the falling-edge of the signal is detected by the 
microcontroller. This interrupt is used for counting the period of the grid, the counted point 
pcount is set to be zero when the ZCD interrupt happens. Then pcount is incremented in each 
25μs period and should be 800 with a standard grid frequency of 50Hz. 
The controlling signal R is used for switching the Polar Reverse Bridge at 50Hz therefore 
it does not need to be updated as fast as the LL and LR. The updating frequency of R is the 
same as the ZCD interrupt. 
In the flowchart below, the ADC of grid peak is not mentioned because the output voltage 
of the inverter is controlled manually. The detail program is shown in the Appendix. 
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Figure 4.29: Simple flowchart of inverter programming 
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4.5. Experimental results 
The designed circuit is built to verify the prototype and the coding. In the experiment, the 
transformer, low-side and high-side gate drivers are evaluated. The sensor circuit is also 
tested before experimenting with the inverter. 
The connection of the experiment is shown in the Figure 4.30. Instead of connecting to the 
grid, the output of the inverter is connected to a resistor. 
 
Figure 4.30: Block connection of the experiment 
Grid voltage is connected to the sensor circuit for measuring the frequency and amplitude 
of the grid. The outputs of the sensors are then read by a microcontroller. After that, the 
microcontroller outputs the PWM signals to the gate-driver circuits to drive the MOSFETs 
of the H-bridge and polar reverse bridge. 
4.5.1. Grid measuring 
The grid measurement is important for the coding and synchronizing of the inverter. The 
sensor circuit includes ZCD, peak detector and filter, which will be pre-measured to collect 
the delay time and peak ratio data for the programming. 
4.5.1.1. Grid filtering 
As mentioned previously, a small transformer is used for decreasing the grid voltage. The 
output of the transformer is then passed through an active filter to get rid of unexpected 
noise and harmonic spectrums. This is important because the accuracy of the sensor 
depends on the quality of the input signal. The Figure 4.31 below shows the grid voltage 
and the filtered signal from the transformer.  
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Figure 4.31: Grid voltage and grid filtered signal 
The output of the signal transformer has the phase leading the grid voltage, and it is 
measured of 0.4ms. The theory calculation of the phase lag of the filter is 1.94ms as 
mentioned in 4.3.2.1. So the phase lag of the filtered signal to the grid is 1.54ms. The 
measured phase lag of the filtered signal to the grid voltage is 2ms. The difference of the 
calculated value to the measure one is 0.46ms which is caused by the tolerance of 
component values. The phase-shifted value is used for the programming. 
4.5.1.2. Grid zero-crossing detector 
The circuit design and the output of the ZCD are simple, but this signal is very important 
for controlling both the frequency and phase angle of the grid. As can be seen in the figure 
below, the output voltage of the ZCD immediately change from zero to a higher level 
when the input signal changes from negative to positive values. By measuring the time 
between two consecutive falling-edges of ZCD signals, the period of the grid can be 
collected. Moreover, the rising-edge and falling edge also indicate the phase of the grid 
when it passes zero. 
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Figure 4.32: Zero-crossing detector output and grid filtered signal 
4.5.1.3. Grid peak detector 
The peak detector in section 4.3.2.3 stores the maximum input value to the capacitor and 
then discharges it for the next period. As seen in the Figure 4.33, during half of the grid 
period, the output signal of the peak detector increases its level and maintains its highest 
value. In the other half, the capacitor voltage drops slowly for refreshing to the next period. 
The maximum value of the input signal is kept unchanged for a quarter of the period till 
the falling-edge of the ZCD signal. Therefore, in the coding, the falling-edge interrupt is 
chosen instead of rising-edge. 
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Figure 4.33: Peak detector output and grid filtered signal 
4.5.2. DC/AC circuit 
After testing the measuring sensors, the circuit performance is then experimentally 
measured. The input of the circuit is a 30VDC source and the output is connected to a 
1.13kΩ resistor. 
In the Figure 4.34, the output of the transformer is shown and it is at 20kHz frequency. The 
ripples and overshoot of this signal are nearly double the signal but after the LC filter, the 
output of the inverter is clear of high frequency harmonics and synchronized to the 
frequency and phase of the grid as shown in Figure 4.35. 
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Figure 4.34: Experimental result of transformer output voltage 
 
Figure 4.35: Experimental result of the inverter output 
In the experiment, the inverter was not connected to the grid. In the Figure 4.35, the grid 
voltage and the inverter output nearly match each other in amplitude, frequency and phase. 
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The circuit is built for verification purposes and this result has proven the topology of the 
DC/AC converter. 
The output of the DC/AC converter was connected to a resistor. The connection between 
the inverter and the grid were not conducted. The output amplitude of the inverter was set 
manually because there were problems with the coding and gate driver circuit. The 
microcontroller worked with the interrupt input of ZCD and the inverter could export a 
sinusoidal output voltage which was synchronized to the grid frequency. The ADC module 
was supposed to read the data from the peak detector and updated every cycle of the grid 
frequency. However, when adding the ADC module to the programming code, one of the 
PWM output pins was broken by the feedback current of the gate driver circuit. 
 
In conclusion, the DC/AC converter and the sensor circuits were tested for their 
performances. The experimental results were proven the topology of the DC/AC converter. 
The converter could export the output which was similar to the theory and the simulation. 
However, there were problems in coding and the implementation of the circuit which made 
the incompleteness of the experiment for the grid connection. 
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CHAPTER 5. CONCLUSION 
In this section, the achievements, contributions and the successful work of this project are 
presented. In addition, during the time of the research, there were problems and difficulties 
in implementation and experiments. Proposed solutions for the problems and 
improvements are suggested in the future work. 
5.1. Achievements 
The research is to build a micro-inverter, which converts DC power from a solar module to 
supply AC grid power. A literature review has been carried out to select a suitable 
topology for the converter. The two-stage micro-inverter is chosen with a DC/DC 
converter, a DC/AC converter and a Li-ion battery in between. 
The selected DC/DC converter is SEPIC and the formulas for its operation and theoretical 
waveform of each component were presented in detail. The hardware circuit designed in 
this research including sensors, power supplies, heat-sinks and MOSFET gate drivers are 
shown. The design of an inductor is described in depth in this research. The inductor is 
wound by Litz wires, which perform better than a single conductor. The core size of using 
Litz wires is calculated to be 15% smaller than the core size using single conductor. The 
implemented SEPIC is tested and the output results are similar to the theory which means 
that the circuit meets the design requirements and the continuous current conditions. 
The SPEIC is then used for testing the effectiveness of a novel MPPT algorithm called BS-
P&O. A modified P&O method is introduced and then used for comparison to the BS-
P&O. The BS-P&O has been proven to perform better than the traditional P&O, INC and 
modified P&O methods in both simulation and experiment. The efficiency of the BS-P&O 
is measured to be 1% higher than the traditional methods. The response time for the 
sudden change in the environment of this novel algorithm is less than 0.2s, which has been 
proven in both simulation and experiment. 
The second stage of the micro-inverter is a DC/AC converter, which is more complicated 
than the DC/DC converter. The topology is designed for both boosting the low input 
voltage to grid level and converting DC to AC at 50Hz. The converter topology and PWM 
control are selected for the use of a high frequency transformer. Similar to the inductor, the 
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design and winding of the transformer are introduced using Litz wires and the detailed 
construction formulas are presented in this research. 
The design of grid measurements is also described from theory to practical hardware 
circuit. These sensors are able to detect the frequency, amplitude and phase of both grid 
current and voltage. The measurement sensors are implemented and tested with the utility 
grid and the output results are read by the microcontroller to control MOSFET switches 
through PWM signals. 
In the simulation, the DC/AC converter is controlled and connected to the utility grid. In 
the simulated version, the converter is able to output a pure sinusoidal wave and 
synchronize to the grid. It can also transfer active power to the grid by applying the 
formulas to control the voltage amplitude and phase of the converter before filtering. 
In the experiment, the hardware DC/AC circuit can produce a sinusoidal output that is able 
to synchronize to the grid frequency and phase. 
5.2. Problems and future work 
Physical connection of the inverter to the grid was not carried out in the experiment 
because of the time limit and safety requirements. The theory of controlling the converter 
voltage and phase to export both active and reactive powers is just applied for the 
simulation. In practice, the controlled voltage and phase variations for power level control 
are too small for the sensor to measure and the microcontroller to calculate. Therefore, the 
approach of current controlling will be applied for the future work. Moreover, the 
microcontroller programming is challenged because there are many things involved such 
as timers, interrupt, PWM and ADC modules. There are in total 9 PWM outputs and 8 
ADC inputs of the microcontroller for controlling both DC/DC and DC/AC circuits. 
Therefore, the design of the inverter will be modified for more efficient code execution. 
In the process, the DC/DC and DC/AC converters were tested separately without affecting 
the other and their combined operation has not yet been experimentally demonstrated. The 
effectiveness of the battery as a buffer between these converters will also be considered in 
the future. 
The use of the battery limits the output voltage of DC/DC converter at a low level. This 
requires more components and makes the inverter circuit more complicated to design and 
control. More effective and simpler topologies with energy storage will be investigated in 
the future studies. 
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Lastly, the sensor and gate driver circuits need to be designed in a smaller size and with 
less noise by using surface-mount devices (SMD). The method of measuring the grid by 
ZCD, peak detector and current sensor may be changed by more powerful devices in the 
market. 
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APPENDIX 
Program for MPPT BS-P&O method 
#include <stdint.h> 
#include <stdbool.h> 
#include <stdlib.h> 
#include <stdio.h> 
#include "inc/hw_memmap.h" 
#include "inc/hw_gpio.h" 
#include "inc/hw_types.h" 
#include "inc/tm4c123gh6pm.h" 
#include "driverlib/sysctl.h" 
#include "driverlib/gpio.h" 
#include "driverlib/pin_map.h" 
#include "driverlib/interrupt.h" 
#include "driverlib/debug.h" 
#include "driverlib/adc.h" 
#include "driverlib/pwm.h" 
#include "driverlib/timer.h" 
 
//********************Variables_[start]********************// 
uint8_t eP = 2, eD = 1, time = 1; 
uint16_t i = 0; 
uint16_t volatile D = 500, dD, dD0 = 16; 
uint32_t fSW, fSampling; ADC0value[8]; 
float I1, I2, V1, V2, P1, P2, Vo; 
float V_d[300], D_d[300], P_d[300]; 
float dP1 = 1, dP2, dV, k1 = 1, k2; 
//********************Variables_[end]********************// 
 
//********************Main Code_[start]********************// 
int main(void){ 
//SysClkFreq = (400MHz/2)/10 = 20MHz 
 SysCtlClockSet(SYSCTL_SYSDIV_10|SYSCTL_USE_PLL|SYSCTL_OSC_MAIN|SYSCTL_XTAL_16MHZ);  
 
 //=====TIMER0A_[start]=====// 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_TIMER0); //Enable TIMER0 
 TimerConfigure(TIMER0_BASE, TIMER_CFG_PERIODIC); //TIMER0 
 fSampling = (SysCtlClockGet()/50); //50Hz = 0.02s 
 TimerLoadSet(TIMER0_BASE, TIMER_A, fSampling); //TIMER0A-50Hz 
 IntEnable(INT_TIMER0A); //TIMER0A 
 TimerIntEnable(TIMER0_BASE, TIMER_TIMA_TIMEOUT); //TIMER0A 
 IntMasterEnable(); 
 TimerEnable(TIMER0_BASE, TIMER_A); //TIMER0A 
 //=====TIMER0A_[end]=====// 
 
 //=====PWM_setup_[start]=====// 
 //SEPIC_40kHz  M1PWM5-PF1 
 SysCtlPWMClockSet(SYSCTL_PWMDIV_1); //20MHz/1=20MHz for PWM clock 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_PWM1); //PWM Module1 
 
 //=====PortF=====// 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOF); //PortF 
 GPIOPinTypePWM(GPIO_PORTF_BASE, GPIO_PIN_1); //PF1 
 GPIOPinConfigure(GPIO_PF1_M1PWM5); //PF1[M1PWM5] 
 fSW = (SysCtlClockGet()/40000); //40kHz switching 
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 //=====Module1=====// 
 PWMGenConfigure(PWM1_BASE, PWM_GEN_2, PWM_GEN_MODE_DOWN); //GEN2_M1PWM5 
 PWMGenPeriodSet(PWM1_BASE, PWM_GEN_2, fSW); //GEN2_M1PWM5_40kHz 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_5, fSW*D/1000); //M1PWM5, Duty 
 PWMOutputState(PWM1_BASE, PWM_OUT_5_BIT, true); //M1PWM5 
 PWMGenEnable(PWM1_BASE, PWM_GEN_2); //M1_GEN2 
 //=====PWM_setup_[end]=====// 
  
 //=====ADC setup [start]=====// 
 //Ipv  AIN7-PD0 & Vpv  AIN6-PD1 
 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_ADC0); //ADC0 
  
//ADC0 = average of 64 samples 
 ADCHardwareOversampleConfigure(ADC0_BASE, 64); 
 
//ADC0-Sequencer0-8 samples-use default trigger-highest priority 
 ADCSequenceConfigure(ADC0_BASE, 0, ADC_TRIGGER_PROCESSOR, 0); 
 
//ADC0-Sequencer0-sample0-AIN7 
 ADCSequenceStepConfigure(ADC0_BASE,0,0,ADC_CTL_CH7); 
//ADC0-Sequencer0-sample1-AIN7 
 ADCSequenceStepConfigure(ADC0_BASE,0,1,ADC_CTL_CH7); 
//ADC0-Sequencer0-sample2-AIN7 
 ADCSequenceStepConfigure(ADC0_BASE,0,2,ADC_CTL_CH7); 
//ADC0-Sequencer0-sample3-AIN7 
 ADCSequenceStepConfigure(ADC0_BASE,0,3,ADC_CTL_CH7); 
//ADC0-Sequencer0-sample4-AIN7 
 ADCSequenceStepConfigure(ADC0_BASE,0,4,ADC_CTL_CH7); 
//ADC0-Sequencer0-sample5-AIN7 
 ADCSequenceStepConfigure(ADC0_BASE,0,5,ADC_CTL_CH7); 
//ADC0-Sequencer0-sample6-AIN6 
 ADCSequenceStepConfigure(ADC0_BASE,0,6,ADC_CTL_CH6); 
//ADC0-Sequencer0-sample7-AIN6 
 ADCSequenceStepConfigure(ADC0_BASE,0,7,ADC_CTL_CH6|ADC_CTL_IE|ADC_CTL_END); 
 
 ADCSequenceEnable(ADC0_BASE,0); //Enable ADC0-Sequencer0 
 //=====ADC setup [end]=====// 
 while(1) 
 {} 
} 
//********************Main Code [end]********************// 
 
//********************TIMER0 Interrupt [start]********************// 
void TIMER0_Int(void) { 
 TimerIntClear(TIMER0_BASE, TIMER_TIMA_TIMEOUT); //Clear TIMER0 interrupt 
 ADCIntClear(ADC0_BASE, 0); //ADC0-Sequencer0 
 ADCProcessorTrigger(ADC0_BASE, 0); //ADC0-Sequencer0 
 while(!ADCIntStatus(ADC0_BASE, 0, false)) //ADC0-Sequencer0 
 {} 
 ADCSequenceDataGet(ADC0_BASE, 0, ADC0value); //ADC0-Sequencer0 
 
 I2 = (((ADC0value[0]+ADC0value[1]+ADC0value[2]+ADC0value[3]+ 
     ADC0value[4]+ADC0value[5])*3.3/(6*4095))*1.03 - 2.524)*9.6; 
 V2 = ((ADC0value[6]+ADC0value[7])*3.3/(2*4095))*14.1; 
 P2 = V2*I2; 
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//=====Data reading [start]=====// 
//Data for 6s (0.02s * 300 = 6s) 
 if (i < 300) {  
  V_d[i] = V2; 
  D_d[i] = D; 
  P_d[i] = P2; 
  i++; 
 } 
 //=====Data reading [end]=====// 
 
 //=====MPPT BS-P&O [start]=====// 
 if (time == 1) { 
  V1 = V2; 
  I1 = I2; 
  P1 = P2; 
  dD = dD0; 
  D = D + dD; 
  time = 2; 
 } 
 else { 
  if ((D > 900) || (D < 100)) { 
   D = 500; 
  } 
  dP2 = P2 - P1; 
  dV = V2 - V1; 
  if ((dD == 2) && (abs(dP2) > eP)){ 
   dD = dD0; 
   D = D + dD; 
  } 
  else { 
   k2 = dP2*dV; 
 
   if (((k2*k1) < 0) && (dD > 2)){ 
    dD = dD/2; 
    D = D - ((k2 >= 0) - (k2 < 0))*dD; 
   } 
   else { 
    D = D - ((k2 >= 0) - (k2 < 0))*dD; 
   } 
   if (dD < eD) { 
    dD = 0; 
   } 
  } 
  k1 = k2; 
  V1 = V2; 
  P1 = P2; 
  dP1 = dP2; 
 } 
 //=====MPPT BS-P&O [end]=====// 
 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_5, fSW*D/1000); //M1PWM5, Duty 
} 
//********************TIMER0 Interrupt [end]********************// 
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Program for DC/AC converter 
#include <stdint.h> 
#include <stdbool.h> 
#include <stdlib.h> 
#include <stdio.h> 
#include "inc/hw_memmap.h" 
#include "inc/hw_gpio.h" 
#include "inc/hw_types.h" 
#include "inc/tm4c123gh6pm.h" 
#include "driverlib/sysctl.h" 
#include "driverlib/gpio.h" 
#include "driverlib/pin_map.h" 
#include "driverlib/interrupt.h" 
#include "driverlib/debug.h" 
#include "driverlib/pwm.h" 
#include "driverlib/adc.h" 
 
//********************Variables [start]********************// 
int8_t volatile halfadd = 0; 
uint8_t volatile ll, lr; 
uint16_t volatile Dr = 1, Dlr = 500, Dll = 500; 
uint16_t volatile i = 0, period = 800, period_count = 0, delay = 0; 
uint32_t freq; 
float volatile ma; 
uint16_t Dsin[205] = 
 { 0,   8,  16,  24,  31,  39,  47,  55,  63,  71,  78,  86, 
 94, 102, 110, 118, 125, 133, 141, 149, 156, 164, 172, 180, 
187, 195, 203, 210, 218, 226, 233, 241, 249, 256, 264, 271, 
279, 287, 294, 302, 309, 316, 324, 331, 339, 346, 353, 361, 
368, 375, 383, 390, 397, 404, 412, 419, 426, 433, 440, 447, 
 454, 461, 468, 475, 482, 489, 495, 502, 509, 516, 522, 529, 
536, 542, 549, 556, 562, 569, 575, 581, 588, 594, 600, 607, 
613, 619, 625, 631, 637, 643, 649, 655, 661, 667, 673, 679, 
685, 690, 696, 702, 707, 713, 718, 724, 729, 734, 740, 745, 
750, 755, 760, 765, 771, 775, 780, 785, 790, 795, 800, 804, 
 809, 814, 818, 823, 827, 831, 836, 840, 844, 849, 853, 857, 
861, 865, 869, 872, 876, 880, 884, 887, 891, 895, 898, 901, 
905, 908, 911, 915, 918, 921, 924, 927, 930, 933, 935, 938, 
941, 944, 946, 949, 951, 953, 956, 958, 960, 962, 965, 967,  
969, 971, 972, 974, 976, 978, 979, 981, 982, 984, 985, 986, 
 988, 989, 990, 991, 992, 993, 994, 995, 996, 996, 997, 998, 
998, 998, 999, 999, 1000,1000,1000,1000,1000,1000,1000,1000,1000}; 
//********************Variables [end]********************// 
 
//********************Main Code [start]********************// 
int main(void) { 
 SysCtlClockSet(SYSCTL_SYSDIV_5|SYSCTL_USE_PLL|SYSCTL_OSC_MAIN|SYSCTL_XTAL_16MHZ); 
 
 //=====PWM setup [start]=====// 
  /*H-bridge_40kHz 
   * Left   High M1PWM2-PA6 Low M1PWM3-PA7 
   * Right  High M1PWM6-PF2 Low M1PWM7-PF3 
   *Polar Reverse Bridge_50Hz 
   * Left   High M0PWM0-PB6 Low M0PWM1-PB7 
   * Right  High M0PWM6-PC4 Low M0PWM7-PC5 
   */ 
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 SysCtlPWMClockSet(SYSCTL_PWMDIV_1); // PWM clock = 20MHz/1 = 20MHz  
 SysCtlPeripheralEnable(SYSCTL_PERIPH_PWM0); //PWM Module0 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_PWM1); //PWM Module1 
 
  //-----PortA-----// 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOA); //PortA 
 GPIOPinTypePWM(GPIO_PORTA_BASE, GPIO_PIN_6|GPIO_PIN_7); //PA6-PA7 
 GPIOPinConfigure(GPIO_PA6_M1PWM2); //PA6[M1PWM2] 
 GPIOPinConfigure(GPIO_PA7_M1PWM3); //PA7[M1PWM3] 
  //-----PortB-----// 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOB); //PortB 
 GPIOPinTypePWM(GPIO_PORTB_BASE, GPIO_PIN_6|GPIO_PIN_7); //PB6-PB7 
 GPIOPinConfigure(GPIO_PB6_M0PWM0); //PB6[M0PWM0] 
 GPIOPinConfigure(GPIO_PB7_M0PWM1); //PB7[M0PWM1] 
  //-----PortC-----// 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOC); //PortC 
 GPIOPinTypePWM(GPIO_PORTC_BASE, GPIO_PIN_4|GPIO_PIN_5); //PC4-PC5 
 GPIOPinConfigure(GPIO_PC4_M0PWM6); //PC4[M0PWM6] 
 GPIOPinConfigure(GPIO_PC5_M0PWM7); //PC5[M0PWM7] 
  //-----PortF-----// 
 SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOF); //PortF 
 GPIOPinTypePWM(GPIO_PORTF_BASE, GPIO_PIN_2|GPIO_PIN_3); //PF2-PF3 
 GPIOPinConfigure(GPIO_PF2_M1PWM6); //PF2[M1PWM6] 
 GPIOPinConfigure(GPIO_PF3_M1PWM7); //PF3[M1PWM7] 
 
 freq = (SysCtlClockGet()/40000); //40kHz switching 
 
  //-----PWM Module0-----// 
 PWMGenConfigure(PWM0_BASE, PWM_GEN_0, PWM_GEN_MODE_DOWN); //GEN0_M0 
 PWMGenPeriodSet(PWM0_BASE, PWM_GEN_0, freq); //GEN0_M0PWM0-M0PWM1_50Hz 
 PWMPulseWidthSet(PWM0_BASE, PWM_OUT_0, freq*Dr); //M0PWM0, Duty 
 PWMPulseWidthSet(PWM0_BASE, PWM_OUT_1, freq*Dr); //M0PWM1, Duty 
 PWMOutputInvert(PWM0_BASE, PWM_OUT_1_BIT, true); //M0PWM1 
 PWMOutputState(PWM0_BASE, PWM_OUT_0_BIT, true); //M0PWM0 
 PWMOutputState(PWM0_BASE, PWM_OUT_1_BIT, true); //M0PWM1 
 
 PWMGenConfigure(PWM0_BASE, PWM_GEN_3, PWM_GEN_MODE_DOWN); //GEN3_M0 
 PWMGenPeriodSet(PWM0_BASE, PWM_GEN_3, freq); //GEN3_M0PWM6-M0PWM7_50Hz 
 PWMPulseWidthSet(PWM0_BASE, PWM_OUT_6, freq*Dr); //M0PWM6, Duty 
 PWMPulseWidthSet(PWM0_BASE, PWM_OUT_7, freq*Dr); //M0PWM7, Duty 
 PWMOutputInvert(PWM0_BASE, PWM_OUT_6_BIT, true); //M0PWM6 
 PWMOutputState(PWM0_BASE, PWM_OUT_6_BIT, true); //M0PWM6 
 PWMOutputState(PWM0_BASE, PWM_OUT_7_BIT, true); //M0PWM6 
 
  //-----PWM Module1-----// 
 PWMGenConfigure(PWM1_BASE, PWM_GEN_1, PWM_GEN_MODE_DOWN); //GEN1_M1 
 PWMGenPeriodSet(PWM1_BASE, PWM_GEN_1, freq); //GEN1_M1PWM2-M1PWM3_40kHz 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_2, freq*Dll/1000); //M1PWM2, Duty 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_3, freq*Dll/1000); //M1PWM3, Duty 
 PWMOutputInvert(PWM1_BASE, PWM_OUT_2_BIT, true); //M1PWM2 
 PWMOutputState(PWM1_BASE, PWM_OUT_2_BIT, true); //M1PWM2 
 PWMOutputState(PWM1_BASE, PWM_OUT_3_BIT, true); //M1PWM3 
 
 
 PWMGenConfigure(PWM1_BASE, PWM_GEN_3, PWM_GEN_MODE_DOWN); //GEN3_M1 
 PWMGenPeriodSet(PWM1_BASE, PWM_GEN_3, freq); //GEN3_M1PWM6-M1PWM7_40kHz 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_6, freq*Dlr/1000); //M1PWM6, Duty 
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 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_7, freq*Dlr/1000); //M1PWM7, Duty 
 PWMOutputInvert(PWM1_BASE, PWM_OUT_6_BIT, true); //M1PWM6 
 PWMOutputState(PWM1_BASE, PWM_OUT_6_BIT, true); //M1PWM6 
 PWMOutputState(PWM1_BASE, PWM_OUT_7_BIT, true); //M1PWM7 
 
  //-----PWM Interrupt-----// 
 PWMIntEnable(PWM1_BASE, PWM_INT_GEN_1); 
 PWMGenIntTrigEnable(PWM1_BASE, PWM_GEN_1, PWM_INT_CNT_ZERO); 
 IntEnable(INT_PWM1_1); 
 IntPrioritySet(INT_PWM1_1, 1); //Highest(0)-->Lowest(224) 
 
 PWMGenEnable(PWM0_BASE, PWM_GEN_0); //M0_GEN0 
 PWMGenEnable(PWM0_BASE, PWM_GEN_3); //M0_GEN3 
 PWMGenEnable(PWM1_BASE, PWM_GEN_1); //M1_GEN1 
 PWMGenEnable(PWM1_BASE, PWM_GEN_3); //M1_GEN3 
 //=====PWM setup [end]=====// 
 
 //=====GPIO Interrupt [start]=====// 
 GPIOPinTypeGPIOInput(GPIO_PORTB_BASE, GPIO_PIN_4); //PB4 
 GPIOIntTypeSet(GPIO_PORTB_BASE, GPIO_PIN_4, GPIO_FALLING_EDGE); //PB4 
 GPIOIntEnable(GPIO_PORTB_BASE, GPIO_PIN_4); //PB4 
 IntEnable(INT_GPIOB); //Port B 
 IntPrioritySet(INT_GPIOB, 0); //Highest(0)-->Lowest(224) 
 //=====GPIO Interrupt [end]=====// 
 
 IntMasterEnable(); 
 while(1) 
 {} 
} 
//********************Main Code [end]********************// 
 
//********************PWM1-GEN1 Interrupt [start]********************// 
void PWM1GEN1_Int() { 
 PWMGenIntClear(PWM1_BASE, PWM_GEN_1, PWM_INT_CNT_ZERO); 
 
 ma = 0.9; 
 if ((period < 796) || (period > 804)) { 
  halfadd = 0; 
 } 
 else { 
  halfadd = period/2 - 400; //halfadd <= |2| 
 } 
 
 if (period_count < 808) {period_count++;} 
 else {} 
 
 if (delay < 320) {delay++;} //320*0.025ms=8ms 
 else if (delay == 320) {i = 678; delay++;} 
 else {} 
 
 if (i <= (200 + halfadd)) { 
  ll = (i%2 == 0)?i:0; 
  lr = (i%2 == 0)?0:i; 
  Dll = 1000 - ma*Dsin[ll]; 
  Dlr = 1000 - ma*Dsin[lr]; 
  i++; 
 } 
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 else if (i <= (399 + halfadd)) { 
  ll = (i%2 == 0)?(400 + halfadd - i):0; 
  lr = (i%2 == 0)?0:(400 + halfadd - i); 
  Dll = 1000 - ma*Dsin[ll]; 
  Dlr = 1000 - ma*Dsin[lr]; 
  i++; 
 } 
 else if (i < 405) { 
  Dll = 1000; 
  Dlr = 1000; 
  Dr = 1 - Dr; 
  i = 1; 
 } 
 else { 
  Dll = 1000; 
  Dlr = 1000; 
  Dr = 0; 
  i = 1; 
 } 
 PWMOutputState(PWM0_BASE, PWM_OUT_0_BIT, Dr); //M0PWM0 
 PWMOutputState(PWM0_BASE, PWM_OUT_1_BIT, Dr); //M0PWM1 
 PWMOutputState(PWM0_BASE, PWM_OUT_6_BIT, Dr); //M0PWM6 
 PWMOutputState(PWM0_BASE, PWM_OUT_7_BIT, Dr); //M0PWM7 
 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_2, freq*Dll/1000); //M1PWM2, Duty 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_3, freq*Dll/1000); //M1PWM3, Duty 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_6, freq*Dlr/1000); //M1PWM6, Duty 
 PWMPulseWidthSet(PWM1_BASE, PWM_OUT_7, freq*Dlr/1000); //M1PWM7, Duty 
} 
//********************PWM1-GEN1 Interrupt [end]********************// 
 
//********************GPIOB Interrupt [start]********************// 
void GPIOB_Int(void) { 
 GPIOIntClear(GPIO_PORTB_BASE, GPIO_INT_PIN_4); //Clear the GPIO interrupt 
 
 period = period_count; 
 period_count = 0; 
 delay = 0; 
} 
//********************GPIOB Interrupt [end]********************// 
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